

# OKI Semiconductor MS87V1021

Oki, Network Solutions for a Global Society

> **PEDS87V1021-02** Issue Date: Feb. 20, 2002

# Preliminary

# Recording and Playback IC with Built-in 2-Mbit DRAM

# **GENERAL DESCRIPTION**

The MS87V1021 is a single chip recording and playback IC that is controlled by the microcontroller in serial mode, compresses voice with the 4-bit OKI ADPCM algorithm or 4-bit OKI ADPCM2 algorithm with high tone quality, and has 2-Mbit DRAM in which recorded data is stored and 512-Kbit mask ROM in which fixed messages reside. The MS87V1021 includes such features as Normal Recording and Playback, Delayed playback, Retroactive playback, Fast forwarding, and Rewinding.

The internal memory in which voice data is stored allows a recording/playback system to be constructed merely by externally connecting it to a microphone, a speaker driving amplifier, and a speaker.

# FEATURES

- Serial microcontroller interface (clock synchronized)
- Built-in 512-Kbit mask ROM for fixed messages ROM playback time: Approx. 15 seconds (Fsam = 8.0 kHz) Approx. 20 seconds (Fsam = 6.4 kHz) Approx. 30 seconds (Fsam = 4.0 kHz)
- Voice analyzing and synthesizing system:
  4-bit OKI ADPCM or 4-bit OKI ADPCM2 algorithm
  8-bit OKI non-linear PCM algorithm (for ROM playback only)
- Sampling frequency (source oscillation frequency: 4.096 MHz): 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, or 10.6 kHz
- Recording time: Approx. 60 seconds (Fsam = 8.0 kHz) Approx. 80 seconds (Fsam = 6.4 kHz) Approx. 120 seconds (Fsam = 4.0 kHz)
- Built-in 14-bit A-to-D and D-to-A converters
- Built-in LPF: Attenuation rate -40 dB/oct
- Number of phrases Variable message: 254 phrases max. Fixed phrases: 256 phrases max.
- Source oscillation frequency: 4.096 MHz
- Supply voltage: 2.7 to 3.6 V
- Operating current:
- 15 mA max. (source oscillation frequency: 4.096 MHz, Supply voltage: 3.6 V)
- Operating temperature: -20 to +70°C
- Package: 32-pin TSOP Type I

# CONTENTS

GENERAL DESCRIPTION	1
FEATURES	1
BLOCK DIAGRAM	
PIN CONFIGURATION (TOP VIEW)	4
PIN DESCRIPTION	5
APPLICATION CIRCUIT EXAMPLE	6
ABSOLUTE MAXIMUM RATINGS	7
RECOMMENDED OPERATING CONDITIONS	7
ELECTRICAL CHARACTERISTICS	7
DC Characteristics	7
AC Characteristics	8
1. Microcontroller interface mode.	8
2. BUSY time when a command is executed	8
3. Status flag time when a command is executed.	10
Analog Characteristics	
Analog Input Amplifier Circuit	
LPF Characteristics	
AD, DA Converter Full Scale	12
NOTICE	
Power Supply Connection	13
Supplementary Explanation on SG Pin	
TIMING DIAGRAMS	15
Serial microcontroller interface mode	15
Ready for recording with Rec command	
Ready for playback with Play command	17
Starting recording with Start command	18
Starting playback with Start command	
Ending recording/playback with Stop command	19
Pause of recording/playback with Pause command	19
Setting voice area block with Area1 command	20
Setting voice area with Area2 command	20
Setting Delay value with Delay command	21
Deleting phrase with Del command.	21
Outputting STATUS with Status command	22
Reading recording/playback start address with Adrrd command	
Writing recording/playback start address with Adrwr command	
Copying page data with Copy command	24
Fast forward/rewind with Cue/rew command	24
Data transfer with Dtrw command	25
Ending Dtrw mode with End command	
Continuous ROM playback with Rply command	
Reset function.	
Power down function	
THE COMMANDS LIST	
Delayed Play Mode	
Retroactive Play Mode (1/2)	
Retroactive Play Mode (2/2)	
Normal Mode(1/2)	
Normal Mode(2/2)	
Fast Forward/Rewind Playback (Valid only in Retroactive Play Mode and Normal Mode).	
Other Commands (Common in All Modes) (1/2)	
Other Commands (Common in All Modes) (2/2)	

FLOWCHARTS	
Delayed Play Mode	
Retroactive Play Mode (1)	
Retroactive Play Mode (2)	
Recording in Normal Mode	
Playback in Normal Mode	40
Dtrw Command	
STATUS TRANSITION DIAGRAM	
SUMMARY OF OPERATING MODES AND FUNCTIONS	
Delayed Play Mode	
Retroactive Play Mode	
Normal Mode	
Fast Forward/Rewind Function (Cue/Rew)	
Copy Command	
MEMORY ALLOCATION	
Storing Sound Data to DRAM (In Pages)	
Storing Sound Data to DRAM (In Blocks)	
Controlling Address in Retroactive Play Mode	
Controlling Address in Normal Mode	
Address Control Data for Each Phrase	55
Addressing with the Adrrd and Adrwr Commands.	
Memory Allocation of Mask ROM	
Memory Map	
Recording Time Length	
Delay Time in Delayed Play Mode and Retroactive Play Mode	
PACKAGE DIMENSIONS	

## **BLOCK DIAGRAM**



# PIN CONFIGURATION (TOP VIEW)



# 32-pin plastic TSOP Type I (TSOP32-P814-K)

# **PIN DESCRIPTION**

Pin No.	Symbol	I/O	Description
14	SI	I	Inputs 8-bit command or data.
13	SO	0	Outputs 8-bit status or data.
12	SK	Ι	Data transfer clock for SI and SO.
15	CS	I	The SK pulse is accepted when this pin is "L". The SK pulse is not accepted when this pin is "H".
11	BUSY	ο	Outputs "H" level during command execution. At that time, do not input a command from the external microcontroller.
19 18	XT XT	і О	Crystal oscillator connection pins. When using an external clock, input the clock via the XT pin and leave the $\overline{\text{XT}}$ pin unconnected. When an external clock is used in power down mode, fix the XT pin at the GND level.
20	RESET	I	The device is reset when "L" level is input. When oscillation starts, set this pin to "L" level until oscillation becomes stable, and set to "H" level after oscillation becomes stable. Data stored in the internal DRAM is cleared when "L" level is input, while data is not erased when a reset signal is input for the purpose of releasing the Pdwn1 mode.
31	SG	ο	Analog reference voltage (signal ground). Connect a 1 $\mu F$ capacitor between AGND and this pin.
30	LIN	I	Inverting input pin for internal OP amplifier. The non-inverting input pin is internally connected to SG.
29	LOUT	0	Output pin for internal OP amplifier
27	AOUT	ο	Output pin for playback LPF. This pin outputs playback waveforms and is connected to the speaker driving amplifier.
2 3-10, 21-23	TEST TEST	I	Testing pin. The $\overline{\text{TEST}}$ pin is fixed at the $V_{\text{DD}}$ level and the TEST pins are fixed at the GND level.
28	AMON	0	Output pin for analog testing. Leave it unconnected.
26	AIN	Ι	Input pin for analog testing. Fix it at the GND level.
17	DVDD	_	Digital power supply pin. Connect a 0.1 $\mu F$ or more bypass capacitor between DGND and this pin.
24	DGND		Digital GND pin
16	MVDD	_	Power supply pin for DRM. Connect a 0.1 $\mu F$ or more bypass capacitor between MGND and this pin.
1	MGND	_	Ground pin for DRAM
25	AVDD	_	Analog power supply pin. Connect a 0.1 $\mu F$ or more bypass capacitor between AGND and this pin.
32	AGND	_	Analog GND pin

# APPLICATION CIRCUIT EXAMPLE



# ABSOLUTE MAXIMUM RATINGS

				(GND = 0 V)
Parameter	Symbol	Condition	Rated value	Unit
Power supply voltage	V <sub>DD</sub>	Ta = 25°C	-0.5 to 4.6	V
Pin voltage	V <sub>T</sub>	Ta = 25°C	-0.5 to V <sub>DD</sub> +0.5	V
Output shortcircuit current	I <sub>os</sub>	Ta = 25°C	50	mA
Power dissipation	P <sub>D</sub>	Ta = 25°C	1	W
Operating temperature	T <sub>OPR</sub>	—	-20 to +70	°C
Storage temperature	T <sub>STG</sub>	—	-55 to +150	°C

# **RECOMMENDED OPERATING CONDITIONS**

			(	Ta= -20 to +70°C)
Parameter	Symbol	Min.	Max.	Unit
Power supply voltage	V <sub>DD</sub>	2.7	3.6	V
Power supply voltage	GND	0	0	V
"H" input voltage	V <sub>IH</sub>	V <sub>DD</sub> -0.2	V <sub>DD</sub>	V
"L" input voltage	V <sub>IL</sub>	-0.2	0.2	V
Source oscillation frequency	f <sub>osc</sub>	4.0	MHz	

# **ELECTRICAL CHARACTERISTICS**

## **DC Characteristics**

				(Т	a = -20 to	+70°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> -0.3			V
"L" output voltage	V <sub>OL</sub>	I <sub>OL</sub> = +1 mA	_		0.3	V
Input leakage current	1	$0 V < VIN < V_{DD}$	-10		10	
(Note 1)	I <sub>LI1</sub>	Non-measured pins are at 0 V.	-10	_	10	μA
Input leakage current	1	$0 V < VIN < V_{DD}$	-20		20	۵
(Note 2)	I <sub>LI2</sub>	Non-measured pins are at 0 V.	-20		20	μA
Operating current	I <sub>DD</sub>	f <sub>OSC</sub> = 4.096 MHz no load	—	10	15	mA
Standby current 1	I <sub>DDS</sub>	When powered down, no load, with DRAM refreshing	_		70	μA
Standby current 2	Indby current 2 I <sub>DDS2</sub> W		_	_	40	μA

Notes: 1. Applicable to input pins excluding XT and  $\overline{XT}$ .

2. Applicable to XT and  $\overline{XT}$ .

# OKI Semiconductor

# MS87V1021

# **AC Characteristics**

# 1. Microcontroller interface mode

$(v_{DD} = 2.7 \text{ to } 5.6 \text{ v}, 1a = -20 \text{ to } 7.6 \text{ to } 7.$					
-		$(f_{OSC} = $	4.096 MHz	Fsam =	8.0 kHz)
Symbol	Min.	Тур.	Max.	Unit	Note
t <sub>RST</sub>	1	—	—	μs	1
t <sub>REX</sub>		—	5	ms	
t <sub>sks</sub>	500	—	—	ns	
t <sub>sĸн</sub>	1000	—	—	ns	
t <sub>sĸL</sub>	1000	—	—	ns	
t <sub>DS</sub>	250	—	—	ns	
t <sub>DH</sub>	250	—	—	ns	
t <sub>CSE</sub>		_	200	ns	
t <sub>CSF</sub>		—	200	ns	
t <sub>DD</sub>	_	_	200	ns	
t <sub>BSY</sub>	_		200	ns	
t <sub>DUTY</sub>	40	50	60	%	
	$\begin{array}{c} t_{RST} \\ t_{RST} \\ t_{REX} \\ t_{SKS} \\ t_{SKH} \\ t_{SKL} \\ t_{DS} \\ t_{DH} \\ t_{CSE} \\ t_{CSF} \\ t_{DD} \\ t_{BSY} \\ \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c} (f_{OSC} = 0) \\ \hline (f_{CSF} = 0) \\ \hline (f_{OSC} = 0) \\ \hline (f_$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

# 2. BUSY time when a command is executed

### (V<sub>DD</sub> = 2.7 to 3.6 V, Ta = -20 to +70°C) (f<sub>OSC</sub> = 4.096 MHz Fsam = 8.0 kHz)

(t <sub>osc</sub> = 4.096 MHz Fsan					sam = 8	3.0 KHZ)	
	Parameter		Symbol	Min.	Max.	Unit	Note
BUSY time after input of co	ommand		t <sub>BR</sub>	_	300	μs	
BUSY time after input of m	ode setting comma	nd	t <sub>MODB</sub>		300	μs	
BUSY time after input of A	rea1 command (3)	Normal mode	t <sub>AR1B</sub>		1	ms	
		Delayed play mode					
BUSY time after input of A	rea2 command (3)	Retroactive play mode	t <sub>AR2B</sub>	_	1	ms	
		Normal mode					
		Retroactive play mode					
BUSY time after input of Delay command (3)		Normal mode	t <sub>DLYB</sub>	_	1	ms	
		Delayed play mode		-	65	ms	2
BUSY time after input of R	ec command (2)	Retroactive play mode	t <sub>RECB</sub>				
		Normal mode		_	1	ms	
		Delayed play mode					
BUSY time after input of	During recording	Retroactive play mode	t <sub>PLYB</sub>	_	65	ms	2
Play command (2)		Delayed play mode					
	During pause	Retroactive play mode	t <sub>PLYB</sub>	_	1	ms	
		Normal mode	1				
		Normal mode	]				

# (V\_{DD} = 2.7 to 3.6 V, Ta = $-20^{\circ}$ to $+70^{\circ}$ C)

#### **OKI** Semiconductor

# (V<sub>DD</sub> = 2.7 to 3.6 V, Ta = -20 to +70°C) (f<sub>OSC</sub> = 4.096 MHz Fsam = 8.0 kHz)

			(I <sub>O</sub>	$_{\rm SC} = 4.0$	96 IVIHZ	Fsam =	= 8.0 KHZ)
Paramete	er		Symbol	Min.	Max.	Unit	Note
BUSY time after input of Play2 command (2)	During Pi		t <sub>PLYB</sub>	_	65	ms	2
		Normal mode			1	ms	
BUSY time after recording start with start command			Т <sub>STB</sub>		300	μs	
BUSY time after playing start with start command			T <sub>BR</sub>	_	300	μs	
BUSY time after input of Stop				_	65	ms	2
command	After input of Stop command during pause During ROM playback (Non-linear)		t <sub>SPB</sub>	_	1	ms	
BUSY time after input of Pause comm		,	t <sub>PB</sub>	_	65	ms	2
BUSY time after input of Adrrd comma	Retroactive				300	μs	
		Normal mode	t <sub>ADRB</sub>		1	ms	
BUSY time after input of Adrrd comma	and (8)			—	1	ms	
BUSY time after input of Adrwr comm	and (8)		t <sub>ADWB</sub>	—	1	ms	
BUSY time after input of Cue/Rew cor	mmand (2)		t <sub>CRB</sub>	_	65	ms	2
BUSY time after input of Del comman	d (2)		t <sub>DELB</sub>	—	65	ms	2
BUSY time after input of Dtrw comma	nd		t <sub>BR</sub>	—	300	μs	
BUSY time after input of Bytew command			t <sub>BR</sub>		300	μs	
BUSY time after input of Byter command			t <sub>BR</sub>	—	300	μs	
BUSY time after input of End command			t <sub>BR</sub>		300	μs	
BUSY time after input of Copy command (7)			t <sub>CPYB</sub>		10	ms	1 page
· · · · · · · · · · · · · · · · · · ·	BUSY time after input of Vol command				300	μs	
BUSY time after input of Rply comma	nd		t <sub>BR</sub>	—	300	μs	
BUSY time after input of Status comm	and		t <sub>BR</sub>	—	300	μs	
BUSY time after input of Nop commar	nd		t <sub>BR</sub>	—	300	μs	

A number in parenthesis indicates the number of bytes of each command.

#### **OKI** Semiconductor

#### MS87V1021

U					6 V, Ta = 6 MHz F									
	Parameter		Symbol	Min.	Max.	Unit	Note							
Rec command to RPM bi	it set		t <sub>RECR</sub>		1	ms								
Play command to RPM b	it set		t <sub>PLYR</sub>	_	1	ms								
		During ROM playback	t <sub>RPLYR</sub>		2	ms								
Play2 command to RPM	bit set		t <sub>PLYR</sub>		65	ms	2							
Stop command to RPM b	oit set		t <sub>SPR</sub>		2	ms								
		During ROM playback	t <sub>RSPR</sub>		1	ms								
STOP command (during	pause) to RPM bit	set	t <sub>PSPR</sub>		1	ms								
Rec command to REC bi	t set		t <sub>REC</sub>		1	ms								
Play command to PLY bi	t set	Delayed play mode	t <sub>PLY</sub>											
	During recording	Retroactive play mode			65	ms	2							
	During pausing												1	
		Normal mode		_	1	ms								
Pause command to PAU	SE bit set		t <sub>PUS</sub>		65	ms	2							
Pause command to PAUSE bit reset			t <sub>PUSR</sub>	_	300	μs								
Address control time during repeated ROM playback			t <sub>AD</sub>		2	ms								
Oscillation stop from rise of $\overline{\text{CS}}$ after input of Pwdn1 command					65	ms								
During ROM playback			_	1	ms									
Oscillation stop from rise	of $\overline{\text{CS}}$ after input of	f Pwdn2 command	t <sub>PXT</sub>		65	ms								
		During ROM playback		_	1	ms								

## 3. Status flag time when a command is executed

Note 1: When powering on or releasing the power down mode, input "L" level to the RESET pin until crystal oscillation becomes stable. Moreover, when powering on, input again "L" level to the RÉSET pin for more than  $t_{RST}$  to initialize the internal circuit. 2: BUSY time and status flag time depend on sampling frequency Fsam.

			$(V_{DD} = 2.7 t)$	o 3.6 V, Ta = -2	20 to +70°C)
Parameter	Symbol	Condition	Min.	Max.	Unit
DA output relative error	V <sub>DAE</sub>	No load		5	mV
LPF input voltage range	V <sub>FIN</sub>	—	$1/4  imes V_{DD}$	$3/4  imes V_{\text{DD}}$	V
OP-amp open loop gain	G <sub>OP</sub>	$f_{IN} = 0$ to 4 kHz	10		dB
OP-amp input impedance	R <sub>INA</sub>	—	1	—	MΩ
OP-amp load resistance	R <sub>OUTA</sub>	—	100		kΩ
AOUT load resistance	R <sub>AOUT</sub>	_	100		kΩ

#### **Analog Characteristics**

#### **Analog Input Amplifier Circuit**

This IC contains an OP amplifier with the inverting input pin and output pin.

The analog circuit reference voltage (signal ground) is internally input as the non-inverting input. When amplification is required, adjust the amplification factor using an external resistor after constructing the inverting amplifier circuit.



The output pin LOUT of OP amplifier is internally input to LPF (Low Pass Filter). Adjust the gain using the external resistor so that the  $V_{LO}$  is within the accessible input voltage range  $V_{FIN}$ . If  $V_{LO}$  is over the  $V_{FIN}$ , the LPF output waveform will be distorted.

The example of SCF input voltage range is shown below.

Madal	SCF admissible voltage range		CCE admissible input voltage	
Model	Model         Supply voltage V <sub>DD</sub>		Max.	SCF admissible input voltage
MS87V1021	3 V	0.75 V	2.25 V	1.5 Vp-p

The minimum value of OP-amp load resistance is 100 k $\Omega$ . The feedback resistance R2 of inverting amplifier circuit must be larger than 100 k $\Omega$ .

#### LPF Characteristics

The MS87V1021 contains a 4-th order LPF in which the switched capacitor filter technique is adopted. The LOUT pin is internally connected to the input of LPF.

The attenuation rate is -40 dB/oct. The cut-off frequency and frequency characteristics vary in proportion to sampling frequency (Fsam).

The cut-off frequency is designed to 4/10 of sampling frequency.

An example of the LPF characteristics when Fsam = 8 kHz is shown below.



LPF characteristics (Fsam = 8.0 kHz)

#### AD, DA Converter Full Scale

Model		AD, DA converter full scale	
INIOUEI	Min. (V)	Max. (V)	Amplitude (Vp-p)
MS87V1021	$1/4  imes V_{DD}$	$3/4  imes V_{DD}$	$1/2 \times V_{DD}$



#### NOTICE

#### **Power Supply Connection**

The power of this IC is supplied from a single power supply as shown below, which should be connected to the analog section, logic section and memory section separately.



If the analog section, digital section and memory section are supplied from different power sources, a latch-up may occur. Be sure to avoid the power supply connections shown below.



#### Supplementary Explanation on SG Pin

Connect a 1 µF electrolytic capacitor between the SG pin and AGND.

After reset or releasing the power down mode, do recording or playback after the voltage level of SG pin becomes stable. The voltage level becomes stable at 1/2 of  $V_{DD}$ . The time to be stabilized is approximately 50 ms in case shown below.



# TIMING DIAGRAMS

#### Serial microcontroller interface mode

[Data write operation]



```
[Data read operation]
```



#### [Data write operation]



(Note) Be sure to set SK to "L" when  $\overline{CS}$  is at "H" level.



[Data read operation]

(Note1) Be sure to set SK to "L" when  $\overline{CS}$  is at "H" level.

(Note2) If the the data length does not reach 8 bits due to the reset of master microcontroller while data is transmitted or received, be sure to input  $\overline{\text{RESET}}$  signal again in order to flash (clear) the data remaining in the SIO interface register.

# Ready for recording with Rec command



# Ready for playback with Play command



## MS87V1021

# Starting recording with Start command



#### Starting playback with Start command



#### MS87V1021

# Ending recording/playback with Stop command



## Pause of recording/playback with Pause command





#### Setting voice area block with Area1 command

#### Setting voice area with Area2 command



# Setting Delay value with Delay command



# Deleting phrase with Del command





# **Outputting STATUS with Status command**



#### Reading recording/playback start address with Adrrd command

Writing recording/playback start address with Adrwr command



MS87V1021



# Copying page data with Copy command

Fast forward/rewind with Cue/Rew command



MS87V1021

# Data transfer with Dtrw command



# Ending Dtrw mode with End command



#### CS SK Rply (2) Rply (2) Rply (1) Rply (2) Rply (1) Rply (1) SI Phrase 1 Phrase 2 Phrase 3 t<sub>BR</sub> t<sub>BR</sub> BUSY NAR bit RPM bit t<sub>AD</sub> $\mathbf{t}_{\mathsf{AD}}$ Voice Playing phrase1 Playing phrase2 Playing phrase3 output

# Continuous ROM playback with Rply command

#### (Note)

When ROM is being continuously played, other commands than Rply command, Stop command, Vol command and Status command cannot be acceptable.

#### **Reset function**



#### [Reset after powering on]

When turning on power, be sure to input an "L" level pulse to the  $\overline{\text{RESET}}$  pin for a specified time until the power supply voltage level reaches the specified level and oscillation becomes stable. Also, be sure to input again an "L" level pulse to the  $\overline{\text{RESET}}$  pin after an "H" level is input to the  $\overline{\text{RESET}}$  pin and the "BUSY" signal becomes "L" level.

#### Power down function



# THE COMMANDS LIST

The tables below show the commands list. Be aware that the command's meanings and the parameter values may differ depending on "mode". Any command with two or more bytes is not executed until the last command is input.

# **Delayed Play Mode**

Command		Code	Description						
Mode	1st Byte	01h	Sets the operating mode to Delayed Play Mode.						
Area2	1st Byte	39h	Selects a sound data area.						
	2nd Byte	Start2[7:0]	Start Block Address; address range: 00h to FFh						
	3rd Byte	End2[7:0]	End Block Address; address range: 00h to FFh						
			The memory area starting from the block specified with the Start2 up to that specified with the End2 is selected. Up to 256 blocks can be selected.						
			Each value set with this command remains valid until you enter Reset or the Mode command to change the operating mode.						
			You may not set the Start2 address value that is larger than the End2 address.						
Delay	1st Byte	38h	Defines the Delay time (i.e. a time lag between recording and its playback).						
,	2nd Byte	Dly[15:8]	The value for the Dly						
	3rd Byte	Dly[7:0]	Range: 0001h to 07FFh						
		, <u>, , , ,</u>	The Delay time can be obtained with the following formula:						
			(Dly $\times$ 250 $\div$ Sampling Frequency)						
			For more details on setting the Dly value, see "Delay Time in Delayed Play						
			Mode and Retroactive Play Mode" later in this document.						
Rec	1st Byte	10h	Sets the LSI to record-ready state and selects the Method and Samp values.						
	2nd Byte	Method[7:4]	The value for the Method.						
		Samp[3:0]	The value for the Samp.						
			Entering the Start command following the Rec command input initiates						
			recording, which keeps going on until the Stop command is entered.						
			While recording, playback will not start until the Play command is entered.						
			If you enter the Rec command while recording and playing, the LSI stops playing and outputs SG level from the AOUT pin. In this case, recording						
			still goes on even after playback stops. Sampling Frequency						
			Samp Sampling Frequency						
			Voice Synthesis Algorithm3h4.0kHz(fosc/1024)4h4.0kHz(fosc/1024)						
			5b 52kHz (focc/768)						
			6h 6.4kHz (fosc/640)						
			7n 8.0KHZ (TOSC/S12)						
			Others Prohibited 9h 10.6kHz (fosc/384) Others Prohibited						
			fosc = 4.096 MHz						
Play	1st Byte	20h	Sets the LSI to play-ready state and selects the Method and Samp values.						
-	2nd Byte	Method[7:4]	The value for the Method.						
	-	Samp[3:0]	The value for the Samp.						
			Entering the Play command while recording causes the LSI to start playing						
			what has been recorded the Delay time ago, with recording still going on.						
			The values of Method and Samp should be set the same as those in the Rec command.						
Start	1st Byte	30h	Starts recording/playing.						
Stop	1st Byte	40h	Stops recording/playing.						

#### **OKI** Semiconductor

# **Retroactive Play Mode (1/2)**

Command		Code	Description
Mode	1st Byte	02h	Sets the operating mode to Retroactive Play Mode. (Cue/Rewind function available)
Area2 1st Byte		39h	Selects a sound data area.
	2nd Byte	Start2[7:0]	Start Block Address; address range: 00h to FFh
	3rd Byte	End2[7:0]	End Block Address; address range: 00h to FFh
			The memory area starting from the block specified with the Start2 up to that specified with the End2 is selected. Up to 256 blocks can be selected.
			Each value set with this command remains valid until you enter Reset or the Mode command to change the operating mode.
			You may not set the Start2 address value that is larger than the End2 address.
Delay	1st Byte	38h	Defines the Delay time (i.e. a time to go back to the past).
	2nd Byte	Dly[15:8]	The value for the Dly
	3rd Byte	Dly[7:0]	Range: 0001h to 07FFh
			Use this command to set the Delay time, that is the time length going back to the past from the time when the Play or Play2 command is entered.
			The Delay time can be obtained with the following formula:
			(Dly $\times$ 250 $\div$ Sampling Frequency)
			For more details on setting the Dly value, see "Delay Time in Delayed Play Mode and Retroactive Play Mode" later in this document.
Rec	Rec 1st Byte		Sets the LSI to record-ready state and selects the Method and Samp values.
	2nd Byte	Method[7:4]	The value for the Method.
		Samp[3:0]	The value for the Samp.
			For more details on the Method and Samp, see description on the Rec command in Delayed Play Mode earlier in this document.
Play	1st Byte	20h	Sets the LSI to play-ready state and selects the Method and Samp values.
	2nd Byte	Method[7:4]	The value for the Method.
		Samp[3:0]	The value for the Samp.
			Entering the Play command while recording causes the LSI to play once from what was recorded the Delay time ago up to the time when the Play command is entered. In this case, recording stops.
			The values of Method and Samp should be set the same as those in the Rec command.
Play2	1st Byte	21h	Sets the LSI to repeat-play-ready state and selects the Method and Samp values.
	2nd Byte	Method[7:4]	The value for the Method.
		Samp[3:0]	The value for the Samp.
			Entering the Play2 command while recording causes the LSI to repeat playing from what was recorded the Delay time ago up to the time when the command is entered. In this case, recording stops.
			The values of Method and Samp should be set the same as those in the Rec command.

#### **OKI** Semiconductor

#### MS87V1021

# **Retroactive Play Mode (2/2)**

Command		Code	Description					
Adrrd	1st Byte	51h	Use this command to read the Start and End address values of the recorded data.					
	2nd Byte	00h	Set this to "00h".					
	Output da	ta (serially output	from the SO pin)					
	3rd Byte	Stadr[23:16](O)	Outputs the start-record address (in serial from the SO pin).					
	4th Byte	Stadr[15:8](O)						
	5th Byte	Stadr[7:0](O)						
	6th Byte	Enadr[23:16](O)	Outputs the end-record address (in serial from the SO pin).					
	7th Byte	Enadr[15:8](O)						
	8th Byte	Enadr[7:0](O)						
			You need to know the exact address where sound data is stored to play the data again in Retroactive Play Mode after record/play operation in the mode is complete. This command allows you to read the start-record and end-record addresses.					
Adrwr	1st Byte	50h	Use this command to write the Start and End address values of the playback data.					
	2nd Byte	00h	Set this to "00h".					
	3rd Byte	Stadr[23:16]	The value for the start-play address. You need to set the lower 7 bits to					
	4th Byte	Stadr[15:8]	"0".					
	5th Byte	Stadr[7:0]	Range: 000000h to 03FF80h					
	6th Byte	Enadr[23:16]	The value for the end-play address. You need to set the lower 7 bits to					
	7th Byte	Enadr[15:8]	"1".					
	8th Byte	Enadr[7:0]	Range: 00007Fh to 03FFFFh					
			You need to specify the address where sound data is stored to play the data again in Retroactive Play Mode after record/play operation in the mode is complete. This command enables you to write the start-play and end-play addresses. Normally you specify the addresses that you read by using the Adrrd command.					
Pause	1st Byte	41h	Pauses recording or playing.					
			Re-entering the command resets pause state and resumes the earlier operation. The command Cue/Rew is prohibited while pausing with "Pause" command.					
Start	1st Byte	30h	Starts recording or playing in Retroactive Play Mode.					
			Entering the Start command following the Rec command causes the LSI to start recording in Retroactive Play mode. Meanwhile, entering the Start command following the Play1 or Play2 command causes the LSI to start playing, looking up address information on the internal Stadr/Enadr register that contains the record-start and record-end addresses.					
Stop	1st Byte	40h	Stops recording or playing in Retroactive Play Mode.					

#### **OKI** Semiconductor

# Normal Mode (1/2)

Command		Code	Description
Mode	1st Byte	03h	Sets the operating mode to Normal Play Mode. (Cue/Rew function available)
Area1	1st Byte	36h	Selects an area for address control and sound data.
	2nd Byte	Start1[7:0]	Start Block Address; address range: 00h to FFh
	3rd Byte	End1[7:0]	End Block Address; address range: 00h to FFh
			The memory area ranging from the block specified with the Start1 up to that specified with the End1 is selected for storing both address control and sound data. Up to 256 blocks can be selected.
			Each value set with this command remains valid until you enter Reset. The Area1 command is valid in Normal Play Mode only.
			You may not set the Start1 address value that is larger than the End1 address.
Area2	1st Byte	39h	Selects a sound data area.
	2nd Byte	Start2[7:0]	Start Block Address; address range: 00h to FFh
	3rd Byte	End2[7:0]	End Block Address; address range: 02h to FFh
			This command is used to select a memory area allocated to a sound data area within the memory area defined by using the Area1 command. The area ranging from the block specified with the Start2 up to that specified with the End2 is selected.
			Each value set with this command remains valid until you enter Reset or the Mode command to change the operating mode.
			The first 2 blocks (02h; 16 pages) of the memory area selected by the Area1 command are automatically assigned to the Address Control Data Area. Therefore, blocks you can actually select as Sound Data Area are the third block and thereafter (the value for the Start1 + 02h). The values defined by the Start1, Start2 and End1, End2 must satisfy the following formula:
			Start2 $\geq$ Start1 + 02h; End2 $\leq$ End1
			For more details, see "Controlling addresses in Normal Play Mode" later in this document.
			Note: You may not set the Start2 address value that is larger than the End2 address.
Rec	1st Byte	10h	Sets the LSI to record-ready state and selects the Method and Samp values.
	2nd Byte	Method[7:4]	The value for the Method.
		Samp[3:0]	The value for the Samp.
			For more details on the Method and Samp, see description on the Rec command in Delayed Play Mode earlier in this document.
Play	1st Byte	20h	Sets the LSI to one-time-play-ready state and selects a phrase to be played.
	2nd Byte	Phrase[7:0]	The value for the Phrase. Range: 01h to FFh
			For playback the LSI uses the Method and Samp values set with the Rec command.
Play2	1st Byte	21h	Sets the LSI to repeat-play-ready state and selects a phrase to be played.
	2nd Byte	Phrase[7:0]	The value for the Phrase. Range: (01h to FFh)
	<u> </u>		For playback the LSI uses the Method and Samp values set with the Rec command.

# Normal Mode (2/2)

Command		Code	Description
Adrrd	1st Byte	51h	Use this command to read the Start and End address values of the specified phrase.
	2nd Byte	Phrase[7:0]	The value for the Phrase. Range: 01h to FFh
	Output da	ta (serially output	from the SO pin)
	3rd Byte	Stadr[23:16](O)	Outputs the Start Address (in serial from the SO pin).
	4th Byte	Stadr[15:8] (O)	
	5th Byte	Stadr[7:0] (O)	
	6th Byte	Enadr[23:16](O)	Outputs the End Address (in serial from the SO pin).
	7th Byte	Enadr[15:8](O)	
	8th Byte	Enadr[7:0](O)	
			This command allows you to read the Start Address and End Address of the phrase specified.
Adrwr	1st Byte	50h	Use this command to write the Start and End address values of the specified phrase.
	2nd Byte	Phrase[7:0]	The value for the Phrase. Range: 01h to FFh
	3rd Byte	Stadr[23:16]	The value for the Start Address. You need to set the lower 7 bits to "0".
	4th Byte	Stadr[15:8]	Range: 000000h to 03FF80h
	5th Byte	Stadr[7:0]	
	6th Byte	Enadr[23:16]	The value for the End Address. You need to set the lower 7 bits to "1".
	7th Byte	Enadr[15:8]	Range: 00007Fh to 03FFFFh
	8th Byte	Enadr[7:0]	
			With this command you can define a phrase and the Start and End addresses of the phrase. Addressing is in Pages. You should specify the page's top address (the lower 7 bits = 0) for the Start Address, while the page's end address (the lower 7 bits = 1) for the End Address.
			If you specify Stadr = Enadr = [start addres of Area2], the LSI performs endless (loop) recording.
			Note: You may not specify the Start address value that is larger than the End address.
Pause	1st Byte	41h	Pauses recording or playing.
			Re-entering the command resets pause state and resumes the earlier operation.
Start	2nd Byte	30h	Starts recording or playing.
Stop	1st Byte	40h	Stops recording or playing.
Del	1st Byte	70h	Deletes the specified phrase(s).
	2nd Byte	Phrase[7:0]	The value for the Phrase. Range: 00h to FFh
			If you specify "00h" for the Phrase, all phrase data will be erased. (Note) This command is valid ONLY in normal mode and after entering
			STOP command.

#### **OKI** Semiconductor

#### MS87V1021

# Fast Forward/Rewind Playback (Valid only while playing in Retroactive Play mode and Normal Mode)

Command		Code				Descri	ption				
Cue/Rew	1st Byte	23h	Start fast forward or rewinding playback								
	2nd Byte	Unit[7:4]	Sets Unit value								
		Speed[3:0]	Sets Speed value								
			Fast Forward or Rewinding								
								ed. When you want to get the			
			speed back to normal X1 play, execute the Cue/Rew command again with								
			the Speed value of "0". The Unit vlaue is ignored in this operation. The values except listed below are strongly prohibited.								
			The values ex	cept lis	sted be	low are sti Unit Fu	•••	oronibited.			
					Unit		cription				
					0	By unit of					
					1	By unit of 2	2,0484 l	oits			
					2	By unit of					
					3	By unit of					
					4	By unit of	16,384 l	oits			
						Speed F	unctior	1			
				Speed	Desci	ription	Speed	Description			
				0	FF at X1	speed	8	Rewind at X1 speed			
				1	FF at X1	.25 speed	9	Rewind at X1.25 speed			
				2	FF at X1	.5 speed	A	Rewind at X1.5 speed			
				3	FF at X2	speed	В	Rewind at X2 speed			
				4	FF at X3	speed	С	Rewind at X3 speed			
				5	FF at X4	speed	D	Rewind at X4 speed			
				C	Combina	ations of L	Jnits ar	nd Speeds			
				Sp	eed		<u> </u>	Unit			
					X1	0	1	2 3 4			
				1	X1.25	·/·· <u>·</u> ·/·					
				2	X1.5	1		ÖÖÖÖ			
				3	X2	0	0	<u>Ö Ö Ö</u>			
					X3		<u> </u>				
					X4 X1		0				
					X1.25	·+·· <u> </u>		$\overline{0}$ $\overline{0}$ $\overline{0}$			
				A	X1.5	1 1	$\bigcirc$	0   0   0			
					X2			Ŏ Ŏ Ŏ			
					X3	Ö	<u>0</u>				
				D	X4	0	0	$\circ$ $\circ$ $\circ$			
			The combinat	tion of t	the Unit	value and	the S	peed value affects playback			
			sound quality	. There	fore, ch	noose a pr	oper co	ombination of the two values			
								During cue/rew playback, the			
				-	-			e-play condition.			
			Note: The foll	-							
			more.					128 pages (i.e. 16 blocks) or			
			command	after a				r playback using the Play sion and repeat play using the			
			Play2 com	mand.							

#### **OKI** Semiconductor

## MS87V1021

# Other Commands Common in All Modes (1/2)

Command		Code	Description									
Vol	1st Byte	28h	Use t	Use this command to set up a volume level.								
	2nd Byte	Vol[7:0]	The c	The default value for the Vol is "0h". The values except listed								
			stron									
						V	ol values an	d Atten	uation			
						Vol	Attenuation	Vol	Attenuation			
						0h	0 dB	4h	–12 dB			
						1h	–3 dB	5h	–15 dB			
					L	2h	6 dB	6h	–18 dB			
						3h	–9 dB	7h	–21 dB			
Status	1st Byte	FFh	Reads LSI's status.									
	Output data (serially output 2nd Byte Status[7:0](O)				data (serially output from the SO pin)							
					Outputs the LSI's status signals. (in serial from the SO pin)							
						S	tatus Bit Fun	iction				
				Bit	Name	•	De	scription				
				7	PAUSE		ıts "H" during pa					
				6	PLY		its "H" during pla	-		_		
				5	REC RPM		its "H" during rec	•	ecording or playir			
				4	RPIVI				PCM unit is ready			
				3	NAR				ready to accept t Mask ROM data.	he		
				2		No fu	nction.					
				1		-	nction.			_		
				0		No fu	nction.					
Nop	1st Byte	00h	Repr	esent	ts "No (	Operat	ion". The cor	mmand	is ignored.			

#### **OKI** Semiconductor

# Other Commands Common in All Modes (2/2)

The commands listed below are valid ONLY before mode setting or after entering STOP co	1
The commands inside below are valid of the following of and of the fille of the fil	mmand.

Its Byte         68h         Use this commands are limited to the focur commands. RP Stop, Vol, and Status. Other commands are prohibited.           Copy         1st Byte         68h         Use this command to move data in Pages.           2nd Byte         PgStar[15:8]         Enter the top address of the page where the data you want to move stored.           4th Byte         PgEnd[15:8]         Enter the top address of the page where the data you want to move stored.           6th Byte         Target[15:8]         Enter the lop address of the starting page to which you want to move stored.           7th Byte         Target[15:8]         Enter the top address of the starting page to which you want to move stored.           7th Byte         Target[15:8]         Enter the top address of the starting page to which you want to move stored.           7th Byte         Target[7:0]         The data from the page specified with the PgStart to the page specifi with the PgEnd is moved to the pages starting from the page specifi with the Target. Data copying is done in unit of page. Specify the address with page unit. Be sure not to overlap the source area with 1 target area. Futhermore, page address of PgStart must be lower tha that of PgEnd.           Dtrw         1st Byte         60h         Use this command to make an access to the on-chip DRAM or Masi ROM.           2nd Byte         Adr[23:16]         Specify the head address at which you want to start reading or writin You can't access to DRAM and Mask ROM simultaneously. If you wa to access to the other memory address,	The comm	undes notee	toelow are van	a of the before mode setting of unter entering by of communa.
Image: Sets ROM phrase value.         The Mask ROM Phrase values are independently controlled, separat from the Phrase values for DRAM recording. While playing the ROM data, the available commands are limited to the four commands. Rp Stop, Vol, and Status. Other commands are prohibited.           Copy         1st Byte         68h         Use this command to move data in Pages.           2nd Byte         PgStar[15:8]         Enter the top address of the page where the data you want to move stored.           3rd Byte         PgEnd[15:8]         Enter the top address of the page where the data you want to move stored.           6th Byte         PgEnd[15:8]         Enter the top address of the page where the data you want to move the that byte           7th Byte         PgEnd[15:8]         Enter the top address of the page where the data you want to move the that byte           7th Byte         Target [15:8]         Enter the top address of the page starting page to which you want to move the that for the page specified with the PgEnd is moved to the pages starting from the page specified with the Target [16:8]           7th Byte         Adr[23:16]         Specify the head address at which you want to start reading or writin target area. Futhermore, page address of PgStart must be lower the that of PgEnd.           Dtrw         1st Byte         60h         Use this command to make an access to the on-chip DRAM or Masi ROM.           2nd Byte         Adr[7:0]         Specify the head address at which you want to start reading or writin target area.	Command	Code		Description
International of the second	Rply	1st Byte	24h	Use this command to play Mask ROM data.
Its Byte         60h         Use this command to make an elimited to the foru commands. RP Stop, Vol, and Status. Other commands are prohibited.           Copy         1st Byte         68h         Use this command to move data in Pages.           2nd Byte         PgStar[15:8]         Enter the top address of the page where the data you want to move stored.           4th Byte         PgEnd[15:8]         Enter the top address of the page where the data you want to move stored.           6th Byte         Target[15:8]         Enter the top address of the starting page to which you want to move stored.           7th Byte         Target[15:8]         Enter the top address of the starting page to which you want to move stored.           7th Byte         Target[15:8]         Enter the top address of the starting page to which you want to move stored.           7th Byte         Target[7:0]         The data from the page specified with the PgStart to the page specifi with the PgEnd is moved to the pages starting from the page specifi with the Target area. Futhermore, page address of PgStart must be lower the that of PgEnd.           Dtrw         1st Byte         60h         Use this command to make an access to the on-chip DRAM or Masi ROM.           3rd Byte         Adr[15:8]         Not (access to DRAM and Mask ROM simultaneously. If you wat to access to the other memory address, you need to enter the End (at af rog)           1st Byte         61h         Use this command to write data to the on-chip DRAM.		2nd Byte	Phrase[7:0]	Sets ROM phrase value.
Image: Second				The Mask ROM Phrase values are independently controlled, separately from the Phrase values for DRAM recording. While playing the ROM data, the available commands are limited to the four commands: Rply, Stop, Vol, and Status. Other commands are prohibited.
3rd Byte         PgStart[7:0]         stored.           4th Byte         PgEnd[7:0]         Enter the last address of the page where the data you want to move stored.           6th Byte         Target [15:8]         Enter the top address of the starting page to which you want to move the data.           7th Byte         Target [7:0]         Target [7:0]         The data from the page specified with the PgStart to the page specifi with the PgEnd is moved to the pages starting from the page specifi with the PgEnd.         Description is done in unit of page. Specify the address with page unit. Be sure not to overlap the source area with 1 target area. Futhermore, page address of PgStart must be lower tha that of PgEnd.           Dtrw         1st Byte         60h         Use this command to make an access to the on-chip DRAM or Masi ROM.           2nd Byte         Adr[23:16]         Specify the head address at which you want to start reading or writin You can't access to DRAM and Mask ROM simultaneously. If you wa to access to the other memory address, you need to enter the End command to end Dtrw mode once, and then set up the new address using the Dtrw command again.           Bytew         1st Byte         61h         Use this command to read data from the on-chip DRAM.           2nd Byte         Jata[7:0]         Writing data is complete, the address pointer for writing is incremented by one. When the last address of the DRAM is reached, the next address automatically returns to the top address of the DRAM.           Byter         1st Byte         62h         Use this command to r	Сору	1st Byte	68h	Use this command to move data in Pages.
Sth Byte         PgEnd[7:0]         stored.           6th Byte         Target [15:8]         Enter the top address of the starting page to which you want to mov the data.           7th Byte         Target [7:0]         The data from the page specified with the PgStart to the page specifi with the PgEnd is moved to the pages starting from the page specifi with the Target. Data copying is done in unit of page. Specify the address with page unit. Be sure not to overlap the source area with 1 target area. Futhermore, page address of PgStart must be lower the that of PgEnd.           Dtrw         1st Byte         60h         Use this command to make an access to the on-chip DRAM or Mask ROM.           2nd Byte         Adr[7:0]         Specify the head address at which you want to start reading or writin 3rd Byte         Adr[7:0]           4th Byte         Adr[7:0]         Vou can't access to DRAM and Mask ROM simultaneously. If you wa to access to the other memory address, you need to enter the End command to end Dtrw mode once, and then set up the new address using the Dtrw command again.           Bytew         1st Byte         61h         Use this command to write data to the on-chip DRAM.           2nd Byte         Data[7:0]         Writing data.         After writing data is complete, the address of the DRAM is reached, 1 next address automatically returns to the top address of the DRAM or Mask RO is reached, the next address automatically returns to the top address of the DRAM or Mask RO is reached, the next address automatically returns to the top address each memory.           End         1st Byt		-		Enter the top address of the page where the data you want to move is stored.
Th Byte         Target [7:0]         the data.           The data from the page specified with the PgStart to the page specified with the PgStart to the page specified with the PgStart to the page specified with the PgEnd is moved to the pages starting from the page specified with the PgEnd is moved to the pages starting from the page specified with the PgEnd.           Dtrw         1st Byte         60h         Use this command to make an access to the on-chip DRAM or Masi ROM.           2nd Byte         Adr[15:8]         Adr[15:8]         Specify the head address at which you want to start reading or writin You can't access to DRAM and Mask ROM simultaneously. If you way to access to the other memory address, you need to enter the End command to end Dtrw mode once, and then set up the new address using the Dtrw command again.           Bytew         1st Byte         61h         Use this command to write data to the on-chip DRAM.           2nd Byte         Adr[7:0]         Writing data.         After writing data is complete, the address pointer for writing is incremented by one. When the last address of the DRAM.           Bytew         1st Byte         62h         Use this command to read data from the on-die DRAM or Mask ROM or Mask RO		-	• • •	Enter the last address of the page where the data you want to move is stored.
with the PgEnd is moved to the pages starting from the page specifi with the Target. Data copying is done in unit of page. Specify the address with page unit. Be sure not to overlap the source area with 1 target area. Futhermore, page address of PgStart must be lower that that of PgEnd.Dtrw1st Byte60hUse this command to make an access to the on-chip DRAM or Masl ROM.2nd ByteAdr[15:8] Adr[15:8] 4th ByteAdr[15:8] Adr[7:0]Specify the head address at which you want to start reading or writin You can't access to DRAM and Mask ROM simultaneously. If you wa to access to the other memory address, you need to enter the End command to end Dtrw mode once, and then set up the new address using the Dtrw command again.Bytew1st Byte61hUse this command to write data to the on-chip DRAM.2nd ByteData[7:0]Writing data.After writing data.After writing data is complete, the address of the DRAM is reached, 1 next address automatically returns to the top address of the DRAM.Byter1st Byte62hUse this command to read data from the on-die DRAM or Mask ROM Output data (serially output from the SO pin).Byter1st Byte62hUse this command to read data from the on-die DRAM or Mask ROM one. When the last address pointer for reading is incremented by one. When the last address pointer for reading is incremented by one. When the last address pointer for reading is incremented by one. When the last address of the DRAM or Mask ROM is reached, the next address automatically returns to the top address each memory.End1st Byte63hUse this command to end Dtrw mode.Pdwn11st Byte63hUse this c		-		Enter the top address of the starting page to which you want to move the data.
ROM.2nd ByteAdr[23:16]Specify the head address at which you want to start reading or writin You can't access to DRAM and Mask ROM simultaneously. If you want to access to the other memory address, you need to enter the End command to end Dtrw mode once, and then set up the new address using the Dtrw command again.Bytew1st Byte61hUse this command to write data to the on-chip DRAM.2nd ByteData[7:0]Writing data.Bytew1st Byte62hUse this command to read data from the on-die DRAM is reached, to next address automatically returns to the top address of the DRAM is reached, to next address automatically returns to the top address of the DRAM.Byter1st Byte62hUse this command to read data from the on-die DRAM or Mask RON Output data (serially output from the SO pin) 2nd ByteReading data is complete, the address of the DRAM or Mask RON output data (serially output from the SO pin)End1st Byte63hUse this command to end Dtrw mode.Pdwn11st Byte63hUse this command to end Dtrw mode.Pdwn21st Byte88hUse this command to let the LSI enter power-down state. Dtata on the DRAM will be lost.				address with page unit. Be sure not to overlap the source area with the target area. Futhermore, page address of PgStart must be lower than
3rd Byte 4th ByteAdr[15:8] Adr[7:0]You can't access to DRAM and Mask ROM simultaneously. If you wa to access to the other memory address, you need to enter the End command to end Dtrw mode once, and then set up the new address using the Dtrw command again.Bytew1st Byte61hUse this command to write data to the on-chip DRAM.2nd ByteData[7:0]Writing data.After writing data is complete, the address pointer for writing is incremented by one. When the last address of the DRAM is reached, t next address automatically returns to the top address of the DRAM.Byter1st Byte62hUse this command to read data from the on-die DRAM or Mask ROM Output data (serially output from the SO pin)Byter1st Byte62hUse this command to end Dtrw mode.2nd ByteData[7:0]Reading data (in serial from the SO pin).After reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask ROM output data (serially output from the SO pin).After reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask ROM is reached, the next address automatically returns to the top address each memory.End1st Byte63hUse this command to end Dtrw mode.Pdwn11st Byte80hUse this command to let the LSI enter power-down state. The on-chip DRAM enters self-refresh mode to preserve all the store data.Pdwn21st Byte88hUse this command to let the LSI enter power-down state. Data on the DRAM will be lost.	Dtrw	1st Byte	60h	Use this command to make an access to the on-chip DRAM or Mask
Bytew       1st Byte       61h       Use this command to write data to the on-chip DRAM.         2nd Byte       Data[7:0]       Writing data.       After writing data is complete, the address pointer for writing is incremented by one. When the last address of the DRAM is reached, t next address automatically returns to the top address of the DRAM.         Byter       1st Byte       62h       Use this command to read data from the on-die DRAM or Mask ROM.         Output data (serially output from the SO pin)       2nd Byte       Data[7:0]       Reading data (in serial from the SO pin).         2nd Byte       Data[7:0]       Reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask ROM.         Qutput data (serially output from the SO pin)       2nd Byte       Data[7:0]       Reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask ROM is reached, the next address automatically returns to the top address each memory.         End       1st Byte       63h       Use this command to end Dtrw mode.         Pdwn1       1st Byte       80h       Use this command to let the LSI enter power-down state. The on-chip DRAM enters self-refresh mode to preserve all the store data.         Pdwn2       1st Byte       88h       Use this command to let the LSI enter power-down state. Data on the DRAM will be lost.		3rd Byte	Adr[15:8]	command to end Dtrw mode once, and then set up the new address by
2nd Byte       Data[7:0]       Writing data.         After writing data is complete, the address pointer for writing is incremented by one. When the last address of the DRAM is reached, t next address automatically returns to the top address of the DRAM.         Byter       1st Byte       62h       Use this command to read data from the on-die DRAM or Mask ROM.         Output data (serially output from the SO pin)       2nd Byte       Data[7:0]       Reading data (in serial from the SO pin).         2nd Byte       Data[7:0]       Reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask ROM or Mas	Bytew	1st Byte	61h	
After writing data is complete, the address pointer for writing is incremented by one. When the last address of the DRAM is reached, to next address automatically returns to the top address of the DRAM.         Byter       1st Byte       62h       Use this command to read data from the on-die DRAM or Mask ROM.         Output data (serially output from the SO pin)       2nd Byte       Data[7:0]       Reading data (in serial from the SO pin).         After reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask ROM o	Bytow			
Output data (serially output from the SO pin)         2nd Byte       Data[7:0]         Reading data (in serial from the SO pin).         After reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask RO is reached, the next address automatically returns to the top address each memory.         End       1st Byte       63h       Use this command to end Dtrw mode.         Pdwn1       1st Byte       80h       Use this command to let the LSI enter power-down state. The on-chip DRAM enters self-refresh mode to preserve all the store data.         Pdwn2       1st Byte       88h       Use this command to let the LSI enter power-down state. Data on the DRAM will be lost.			Data[1.0]	After writing data is complete, the address pointer for writing is incremented by one. When the last address of the DRAM is reached, the
2nd Byte       Data[7:0]       Reading data (in serial from the SO pin).         After reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask RC is reached, the next address automatically returns to the top address each memory.         End       1st Byte       63h       Use this command to end Dtrw mode.         Pdwn1       1st Byte       80h       Use this command to let the LSI enter power-down state. The on-chip DRAM enters self-refresh mode to preserve all the store data.         Pdwn2       1st Byte       88h       Use this command to let the LSI enter power-down state. Data on the DRAM will be lost.	Byter	1st Byte	62h	Use this command to read data from the on-die DRAM or Mask ROM.
After reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask RC is reached, the next address automatically returns to the top address each memory.End1st Byte63hUse this command to end Dtrw mode.Pdwn11st Byte80hUse this command to let the LSI enter power-down state. The on-chip DRAM enters self-refresh mode to preserve all the store data.Pdwn21st Byte88hUse this command to let the LSI enter power-down state. Data on the DRAM will be lost.		Output da	ata (serially outp	out from the SO pin)
End1st Byte63hUse this command to let the LSI enter power-down state. The on-chip DRAM enters self-refresh mode to preserve all the store data.Pdwn21st Byte88hUse this command to let the LSI enter power-down state. Data on the DRAM will be lost.		2nd Byte	Data[7:0]	Reading data (in serial from the SO pin).
Pdwn1       1st Byte       80h       Use this command to let the LSI enter power-down state. The on-chip DRAM enters self-refresh mode to preserve all the store data.         Pdwn2       1st Byte       88h       Use this command to let the LSI enter power-down state. Data on the DRAM will be lost.				After reading data is complete, the address pointer for reading is incremented by one. When the last address of the DRAM or Mask ROM is reached, the next address automatically returns to the top address of
Pdwn2       1st Byte       88h       Use this command to let the LSI enter power-down state. Data on the DRAM will be lost.	End	1st Byte	63h	Use this command to end Dtrw mode.
Data on the DRAM will be lost.	Pdwn1	1st Byte	80h	The on-chip DRAM enters self-refresh mode to preserve all the stored
Test dat Dide Folk The LO test semmend. Do not enter the semmend	Pdwn2	1st Byte	88h	
Test Ist Byte Fon The LST test command. Do not enter the command.	Test	1st Byte	F0h	The LSI test command. Do not enter the command.

#### FLOWCHARTS

#### **Delayed Play Mode**


#### **Retroactive Play Mode (1)**

Shown below is the flowchart in which playback starts by issuing the Play or Play2 command during recording. When playing the recorded voice, see the flowchart on the next page.



#### **Retroactive Play Mode (2)**

Shown below is the flowchart in which the voice that was recorded in Repeat playback mode is played later.



#### MS87V1021

#### **Recording in Normal Mode**



## MS87V1021

#### Playback in Normal Mode



## **Dtrw Command**



## STATUS TRANSITION DIAGRAM



## SUMMARY OF OPERATING MODES AND FUNCTIONS

Operating modes and functions are summarized for each mode. Be sure to set the necessary parameters because each parameter after mode change may be undefined.

## **Delayed Play Mode**

Delayed Play is a unique operational mode that enables you to hear what has been recorded several seconds ago while the LSI keeps on recording current sound. As shown in the figure below, while the LSI keeps on recording in endless circular motion by returning to the top address of the DRAM's area specified with the Area2 command, it simultaneously plays what has been recorded earlier with a time lag defined with the Delay command.

Adding this function to a conventional recording system like cassette tape recorder enables you to record sound in the past to such other media as a cassette tape.



In Retroactive Play Mode or Normal Mode, you cannot play what has been recorded in Delayed Play Mode.

#### MS87V1021

#### **Retroactive Play Mode**

Retroactive Play is another unique and handy operational mode that enables you to hear what you have missed a short period ago. While you let the LSI continue recording in endless circular motion to the memory's area specified with the Area2 command, you can issue the Play or Play2 command to hear what you have missed, going back to earlier data that the LSI has stored so far. This enables you to record sound in the past retroactively, which differentiate your application from so called "Voice Reminder" type of applications. The Delay time, that is a time length to go back to the past, can be defined by using the Delay command.

In addition, the LSI supports Cue/Rewind function that has been unavailable with conventional ADPCM record/play chips. This provides you with faster search capability among recorded messages.



Issuing the Play or Play2 command during recording operation causes the LSI to stop recording.

# MS87V1021

#### Normal Mode

MS87V1021 also provides Normal Mode where you can record or play to/from the on-chip DRAM as with a conventional solid-state recorder. You can readily build a "Voice Reminder" application around this microchip that enables up to 254-phrase recording and playing. In addition, the LSI supports Cue/Rewind function that has been unavailable with conventional ADPCM record/play chips. This provides you with faster search capability among recorded messages.

## DRAM's Sound Data Storage Area



You can flexibly adjust the size of each phrase area according to your recording time requirement.

When start address and end address for recording are set to the starting address of selected area, recording is continued endlessly. In that case, recoding is continued repeatedly within the selected area until "STOP" command is entered.



Assume that you already have Phrase1 through Phrase3 recorded. Now, you want to erase Phrase2 and Phrase3 so that you can create new Phrase2 with larger memory space.

To do so, follow the steps below:



#### Fast Forward/Rewind Function (Cue/Rew)

Fast Forward/Rewind playback function is a unique new feature that enables you to do speed hearing across multiple phrases. This function is available in Retroactive Play Mode and Normal Mode only. Fast Forward and Rewind playback is performed by culling recorded ADPCM data. You can optimize speedy hearing quality for source sound types by selecting appropriate culling interval and playback speed.

The figure below shows an example operations performing Fast Forward/Rewind playback in the following order; Normal Play  $\Rightarrow$  X2 Fast Forward  $\Rightarrow$  X4 Rewind  $\Rightarrow$  X1 Play



You need to issue the Cue/Rew command, setting the Speed value to "0", if you want to return to normal X1 speed playback after performing Cue/Rew operation.

#### [Restrictions on Fast Forward/Rewind Playback Function ]

(1) You cannot use Cue/Rew function during playback after endless recoding in Normal mode.

#### **Copy Command**

You can use the Copy command to move recorded data that you want to keep to another location on the memory. Moving specific data to another location enables you to secure contiguous open memory space for longer recording time. The minimum unit for copying data is in pages. Be sure to select a destination area not overlapping with a source data area. Furthermore, the page address of PgStart must be lower than that of PgEnd.



1 2 3 4 5	1 2	3 4	5	
-----------	-----	-----	---	--

You can also move data in the Retroactive Play Mode area to the Normal Mode area. However, the sound data recorded with the Dleay command cannot be moved to the Play Mode area and/or Normal Mode area nor played back.



Copy sound data with the Copy command.

Set up Start\_new and End\_new addresses, Method, and Samp information so as to control a new phrase.



#### [Defining the Method, Samp and address information]

To let the LSI to recognize a copied sound data as a new phrase, you need to define address control information that includes the Method, Samp, Start Address and End Address. Such information should be entered to an address control data area for each phrase. For more details on address control data area, see "Controlling addresses in Normal Play Mode".

To define address control information, follow the steps below:

1. Defining the Method and Samp

Use the Bytew command to write the data.

(Ex.) Where;

Phrase 1, Method = 01h, Samp = 08h and Start Address for Area1 = 00h

- Specifying the Start Address Enter the DTRW command; 2nd Byte: 00h, 3rd Byte: 00h, 4th Byte: 08h
- (2) Writing the data Enter the Bytew co

Enter the Bytew command; 2nd Byte: 18h • Writing the Method and Samp data

- (3) Ending Write Mode Enter the End command
- 2. Defining the Start Address and End Address

Use the Adrwr command to define the data for each phrase. (Ex.) Where;

Phrase 1, Stadr = 000800h and Enadr = 010000h

Enter the Adrwr command; 2nd Byte: 01h, 3rd Byte: 00h, 4th Byte: 08h 5th Byte: 00h, 6th Byte: 01h, 7th Byte: 00h, 8th Byte: 00h

## [Copying separated data]

To copy two data that were separately recorded in two portions of a Retroactive Play Mode area as shown below, issue the Copy command twice, first for the former data and second for the latter data.



## MEMORY ALLOCATION

#### Storing Sound Data to DRAM (In Pages)

The on-die 2-Mbit DRAM consists of 2048 pages, 1024 bits for each page. The first 24-bit memory space of each page is allocated for storing ADPCM intermediate data and the remaining 1000-bit space for storing ADPCM (sound) data.

For additional information on data structures of pages allocated for address control in Normal Mode, see "Controlling Addresses of Sound Data in Normal Mode" later in this document.



Pages on DRAM

Note: "DRAM Address" means the addresses used with the Adrrd and Adrwr commands, i.e. Stadr[23:0] and Enadr[23:0].

#### Storing Sound Data to DRAM (In Blocks)

A block is a memory space unit that is equivalent to 1/256 of the entire DRAM capacity. The memory space for a block can be obtained by the following formula:





# Note: Block address is a value for the Start1/ Start2 and End1/End2 when you specify a memory area using the Area1 or Area2 command.

Each block is assigned to a specific memory address. The following table shows block addresses and its corresponding memory addresses at the top of each block. For blocks not appearing in the table below, you can get the top address value of a given block by incrementing 400h for each single block.

Block Address	DRAM Memory Address
00h	000000h
01h	000400h
02h	000800h
04h	001000h
08h	002000h
10h	004000h
20h	008000h
40h	010000h
80h	020000h
FFh	03FC00h

#### **DRAM Memory Address at the top of Blocks**

OKI Semiconductor	MS87V1021

You need to assign a separate memory space area for each playback mode. Delayed Play Mode, Retroactive Play Mode and Normal Mode must have their own memory space, when used in a single application. Each mode cannot share any memory space with other modes. Therefore, you need to define a proper memory area for each mode if you are required to use more than one mode in a single application.

(1) When the entire DRAM memory space is used for a single play mode

(2) When the DRAM memory space is divided into two areas (For Normal and Retroactive Play Mode in this example)



(3) When the DRAM memory space is divided into three areas

DRAM Memory Space					
Normal Mode Area	Retroactive Play Mode Area	Delayed Play Mode Area			

You can move, in pages, sound data recorded in Retroactive Play Mode to the Normal Mode area by using the Copy command. This enables you to control phrases recorded in Retroactive Play Mode in Normal Mode. Sound data recorded in Delayed Play Mode cannot be moved to the Retroactive Play Mode area or Normal Mode area. Data in the Normal Mode area neither can be moved to the Retroactive Play Mode area.

## [Note 1 on Selecting Blocks for more than one mode]

Be sure to select blocks not overlapping with the area specified for other modes, when you select blocks for multiple modes.

When you define an area for each mode, you can define only one area for a specific mode. So, as shown in the above three figure, you can define up to three areas for three modes.



PEDS87V1021-02

#### [Note 2 on Selecting Blocks for more than one mode]

As shown in the following example, you cannot select blocks across the end address of the DRAM when you define an area with the Area1 or Area2 command. Therefore, the Start1, 2 and End1, 2 values must always satisfy Start1 < End1, Start2 < End2.



Area where Start > End is Not Allowed

#### [Re-defining an Area after Mode Switch]

When you switch an operation mode from one to another, you should redefine the area by using the Area2 command.

(1) Normal Mode  $\Rightarrow$  Retroactive Play Mode  $\Rightarrow$  Normal Mode (Mode Switched)



(2) Normal Mode  $\Rightarrow$  Power Down  $\Rightarrow$  Normal Mode



If the mode remains unchanged before and after Power Down, mode settings remains unchanged.

The values set with the Area1 command in Normal Mode remain unchanged until Reset signal is entered.

#### [Notes on Selecting Blocks in Normal mode]

- (1) Be sure that the blocks allocated to each phrase do not overlap each other. Otherwise, ordinary operation may not be guaranteed.
- (2) The maximum number of simultaneously available phrases in Normal Mode depends on the conditions such as the number of blocks allocated with Area1 command or the number of blocks allocated to each phrase.

#### **Controlling Addresses in Retroactive Play Mode**

In Retroactive Play Mode, four registers are defined within the internal Record/Play register. Those are the record/play\_start address (Stadr), the record/play\_end address (Enadr), the sampling frequency (Samp) and the method (Method).

Use the Adrrd command to read the Stadr/Enadr value, and the Adrwr command to write the Stadr/Enadr value. In addition, you need to set up a sampling frequency and an ADPCM algorithm (Method) by using the Rec or Play command.

The Internal Record/Play Registers				
Stadr (24 bits)				
Enadr (24 bits)				
Samp (4 bits)				
	Method (4 bits)			

#### [Note on Issuing the Adrrd or Adrwr command]

In Retroactive Play Mode, multiple phrasing is not allowed by its design. However, the recorded data is processed as "Phrase = 0" internally. Therefore, be sure to set the second byte to "00h" as you issue the Adrrd or Adrwr command.

#### [Note on Issuing the Stadr and Enadr commands]

Sound data has ADPCM intermediate data in each page. By the nature of ADPCM, playback must start from the top address of a page, otherwise playback cannot be performed properly. Therefore, when you define the Stadr value with the Adrwr command, be sure to set the lower 7-bit to "0" (i.e. specifying a page's top address). Similarly, set the lower 7-bit to "1" when you define the Enadr. (A single page on the DRAM is 1024 bits.) For the details, see "Storing Sound Data to DRAM (In Blocks)" and "Addressing with the Adrrd and Adrwr Commands" sections.

#### **Controlling Addresses in Normal Mode**

In Normal Mode, the address control data area and the sound data area are allocated within the blocks selected by using the Area1 and Area2 commands. The address control data area is for storing address control data for up to 255 phrases, while the sound data area is for storing ADPCM intermediate data and ADPCM data, as described in "Storing Sound Data to DRAM", earlier in this document.

1 to 255 phrase value is available. Phrase = 0 is unavailable in Normal Mode because it is used only in Retroactive Play Mode. For further details on address control data for each phrase, see "Address Control Data for Each Phrase", later in this document.



Note: Relative address means relative address value from the top address of the area defined by the Area1 command.

#### [Notes on Issuing the Area Command]

As shown in the above figure, the first 2 blocks (16 pages) are assigned for storing address control data when you define an area with the Area1 command. So, with Area2 command, you need to select blocks not overlapping with such address control data area (with the Area commands, selecting an area in Blocks, i.e. 8-page). Therefore, the value for the Start2 of the Area2 command must be larger than the Start1 value + 16 pages. In other words, the Start1, Start2, End1, and End2 must satisfy the following:

Start2  $\geq$  Start1 + 02h, End2  $\leq$  End1 (Start1: 00h to FFh, End1, Start2, End2: 02h to FFh)

MS87V1021

## **OKI** Semiconductor

# Address Control Data for Each Phrase

Address Control data for each phrase consists of 8 bytes (64 bits), as shown in the following table.

	Address	Bit							
Phrase	Address <sup>(Note)</sup>	7	6	5	4	3	2	1	0
	00_000								
	00_0001								
00h	00_0002								
	00_0003				Decem		-		
	00_0004				Reserv	ed Are	a		
	00_0005								
	00_0006								
	00_0007								
	00_0008		Met	hod			Sa	amp	
	00_0009			Up	per Sta	art Add	ress		
01h	00_000A			Mic	Idle Sta	art Add	lress		
	00_000B			Lov	wer Sta	art Add	ress		
	00_000C			Up	per En	d Add	ress		
	00_000D		Middle End Address						
	00_000E		Lower End Address						
	00_000F	Reserved Area							
	00_07F8		Met	hod			Sa	amp	
	00_07F9			Up	per Sta	art Add	ress		
0FFh	00_07FA	Middle Start Address							
	00_07FB			Lov	wer Sta	art Add	ress		
	00_07FC			Up	per En	d Add	ress		
	00_07FD			Mic	ddle Er	nd Add	ress		
	00_07FE	Lower End Address							
	00_07FF	Reserved Area							

(Note) Each address means a relative address starting from the top address of Area 1.

#### Addressing with the Adrrd and Adrwr Commands

In Retroactive Play Mode and Normal Mode, you can control addresses for recording and playing by using the Adrrd and Adrwr commands.

#### [The Adrrd Command]

In Retroactive Play Mode and Normal Mode, the Adrrd command enables you to read the DRAM's record\_start address and the record\_end address. These addresses represent specific address locations on the on-die DRAM, as described in "Storing sound Data to DRAM" section earlier in this document. You can determine the address to be played based on those address information.

#### [The Adrwr Command]

In Retroactive Play Mode and Normal Mode, the Adrwr command enables you to specify the DRAM address at which the LSI starts to play. You can determine the starting and ending addresses according to address information obtained by using the Adrrd command. When you define the play\_start address, you need to specify the top address of the starting page. By the nature of ADPCM, playback must start from the top address of a page, otherwise playback cannot be performed properly. Similarly, you should specify the last address of the ending page when you define the end\_play address.



Stadr = 00000h Enadr = 001FFh

(The Enadr must be the last address of the ending page)

#### [Notes on addressing]

In Normal Mode, the play\_start address cannot be larger than the play\_end address. Therefore, the addressing should be Stadr  $\leq$  Eadr. Note that this LSI does not check wheather the address, Stadr and/or Enadr is within the specified area block. On that setting, ordinary operation may not be guaranteed.

MS87V1021

#### Memory Allocation of Mask ROM

The following figure illustrates the on-chip Mask ROM memory allocation.



The format of address control data for each phrase is identical to the one for the DRAM. ROM Address means the address values specified with the Stadr and Enadr, used for controlling Mask ROM phrases. Remember that these addresses are different from physical memory addresses used with the Dtrw command to make an access to the Mask ROM. (See "Memory Map" section on the following page)

## Memory Map

The figure below shows the memory map of DRAM and Mask ROM. Addresses shown in this figure represent physical addresses of each memory, which you can use with the Dtrw command.



#### **Recording Time Length**

This section describes recording time length of the blocks selected with the Area1 and Area2 commands. A block is a memory space equal to 1/256 of 2-Mbit on-chip DRAM. The following formula can be used to obtain the memory space per block:

Block = 2,097,152 Bits/256 = 8,192 Bits (equal to 8 Pages)

A page consists of 1024 bits, out of which a 24-bit space is allocated for storing ADPCM intermediate data. Therefore, actual usable area for storing sound data is as follows:

Actual usable area per block : 8,192 bits - 24 bits x 8 pages = 8,000 bits

You can obtain recording time per block with the following formula: Where; Sampling Frequency Fsam = 8 kHz Recording time per Block: 8,000 bits / (4 bits\* x 8 kHz) = Approx. 0.25 sec Note: "4 bits" represents 4-bit ADPCM.

The following table summarizes recording time length at each sampling frequency.

Sampling Frequency	Recording Time per Block	Recording Time for Entire 2 Mbit
4.0 kHz	Approx. 0.50 sec	Approx. 128 sec
5.3 kHz	Approx. 0.38 sec	Approx. 97 sec
6.4 kHz	Approx. 0.31 sec	Approx. 80 sec
8.0 kHz	Approx. 0.25 sec	Approx. 64 sec
10.6 kHz	Approx. 0.18 sec	Approx. 48 sec

#### **Sampling Frequency and Recording Time**

### [Recording Time in Delayed Play Mode and Retroactive Play Mode]

In Delayed Play Mode and Retroactive Play Mode, the maximum recording time depends on the number of blocks selected with the Area2 command as all the blocks selected are allocated for storing sound data.

#### [Recording Time in Normal Mode]

In Normal Mode, the area selected with the Area2 command is assigned for storing sound data of each phrase, therefore the maximum recording time depends on the number of blocks included in the area. Note that the first two blocks of the area selected with the Area1 command is automatically allocated to the Address Control data area in Normal Mode. So, the maximum number of blocks usable for storing sound data (i.e. the area that can be selected with the Area2 command) is the number of blocks selected with the Area1 command minus 2 blocks. For example,

Blocks selected with the Area1 command: Start1 = 00h; End1 = 0Fh (16 blocks) Blocks selectable with the Area2 command: Start2 = 02h; End2 = 0Fh (14 blocks) (Area for storing sound data) Where: Sampling frequency Fsam = 8 kHz; Maximum recording time: About 3.5 sec

#### Delay Time in Delayed Play Mode and Retroactive Play Mode

In Delayed Play Mode and Retroactive Play Mode, you should define the Delay Time, that is a time lag between recording and its playback in the former or the time going back to the past in the latter. Use 16-bit unsigned integer value Dly[15:8], Dly [7:0] to set up the Delay time. The following section summarizes the relationship between the Dly value you set and the actual delay time obtained in the operation.

Delay Time = Dly value x 250/Sampling Frequency

For example, with sampling frequency at 8 kHz, if you set the Dly value to 0100h, the actual delay time can be obtained by the following formula:

Delay Time =  $0100h \times 250/8 \text{ kHz} = 8 \text{ sec}$ 

#### [Restriction on setting the Dly value in Delayed Play Mode and Retroactive Play Mode]

There is a certain limitation on setting the Dly value in Delayed Play Mode and Retroactive Play Mode. You cannot set up the Delay time that is equal to or longer than the maximum recording time for the current mode OR you cannot set the Delay time = 0. The LSI may not operate properly when you set up the Delay time as shown below:

Sound data area selected with the Area2 command: 00h to EEh (239 blocks, about 59.75 sec at Fsam = 8 kHz) Dly value: 0778h Delay Time: about 59.75 sec

Therefore, the Dly value and the number of selected blocks must satisfy the following formula:

Dly value < 8 x Number of selected blocks

For the above example, the Maximum Delay time that satisfies the formula is as follows:

Dly value: 0777h < 8 x 239 blocks Delay Time: about 59.71 sec

## MS87V1021

## PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## MS87V1021

# **REVISION HISTORY**

Document		Page			
No.	Date	Previous	Current	Description	
	San 2000	Edition	Edition	Droliminary adition 1	
PEDS87V1021-01	Sep. 2000	_	_	Preliminary edition 1	
		_	-	Preliminary edition 2	
		1	1	Made a few corrections in "FEATURES".	
		5	5	Corrected a unit symbol.	
		9	9	Corrected a symbol.	
		9	9	Added a few new parameter items to the table.	
		10	10	Corrected the contents of Note 2.	
		11	11	Corrected a symbol in one of the figures.	
		12	12	Made a small correction to the description of LPF Characteristics.	
		16	16	Added Note 2.	
		27	27	Made changes to the explanation of reset function.	
		28	28	Added a description following the first heading.	
		28	28	Made deletions and corrections to the Description column.	
		28	28	Added a description to the Delay command.	
		29	29	Added a description to the Delay command.	
			29	29	Corrected one of the codes of the Rec command.
PEDS87V1021-02	Feb. 20, 2002	29	29	Made deletions and corrections to the Description column.	
		30	30	Added a description of one line to the Adrrd command for clarification.	
		30	30	Added description to some of the commands.	
		31	31	Made deletions and corrections to the Description column.	
		31	31	Added an explanation to the Area2 command.	
		32	32	Added a description of one line to the Adrrd command for clarification.	
		32	32	Added description to some of the commands.	
			32	32	Corrected the code of the Start command.
		35	33	Moved the whole item in page 35 to page 33.	
	35	33	Partly changed the heading.		
		35	33	Made corrections and additions to the Description column.	
		33	34	Moved the heading and the items of the Vol and Nop commands to page 34.	
		34	34	Added a description of one line to the Status command for clarification.	

## MS87V1021

Degument		Page Previous Current Edition Edition		
Document No.	Date			Description
	33	35	Added a description of one line to the Byter command for clarification.	
		33	35	Moved the items of the Rply and Dtrw through Test commands to page 35.
		34	35	Moved the heading and the item of the Copy command to page 35.
		34	35	Added a description under the heading.
		33	35	Added a description to the Rply command.
		34	35	Added a description to the Copy command.
		36	36	Deleted the second note.
		36	36	Corrected the contents of the first note.
		37	37	Made corrections to the flowchart.
		37	37	Deleted Caution and Note.
		38	38	Made corrections to the flowchart.
		43	43	Added a description to the first paragraph.
	E.t. 00.0000	45	45	Partly corrected the description of normal mode.
PEDS87V1021-02	Feb. 20, 2002	45	45	Added a description and a figure to further explain the normal mode.
		46	46	Made corrections and deletions to the description of the Fast Forward/Rewind Function.
		47	47	Added descriptions of the Copy command.
		48	48	Partly corrected the description of address information.
		52	52	Partly corrected the contents of Note 2.
		52	52	Added notes.
		54	54	Made corrections to the contents of Notes.
		56	56	Added descriptions to "Notes on addressing".
		60	60	Partly corrected the description of "Recording Time in Normal Mode".
		61	61	Partly corrected the description of the delay time.
		61	61	Partly corrected the description of sound data area.

#### NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2002 Oki Electric Industry Co., Ltd.