OKI Semiconductor MSC1162A

40-Bit Vacuum Fluorescent Display Tube Grid/Anode Driver

GENERAL DESCRIPTION

The MSC1162A is a monolithic IC designed for directly driving the grid and anode of the vacuum fluorescent display tube. The device contains a 40-bit bidirectional shift register, a 40-bit latch circuit, and 40-output circuit on a single chip.

Display data is serially stored in the shift register at the rising edge of a clock pulse.

Setting the $\overline{\text{CL}}$ pin low allows all the driver outputs to be driven low, which makes it possible to set the display blanking.

Also, setting both of the \overline{CL} and CHG pins high allows all the driver outputs to be driven high, which provides the easy testing of all lights after final assembly of a VFD tube panel.

The MSC1162A is compatible with the MSC1162.

FEATURES

- Logic Supply Voltage (V_{CC}): 5V
- Driver Supply Voltage (V_{HV}): 65V
- Driver Output Current

 I_{OHVH1} (Only one driver output : "H") : -40mA I_{OHVH2} (All the driver outputs : "H") : -2mA I_{OHVL} :1mA

- Directly connected to VFD tube without pull-down resistors
- Data Transfer Speed: 4MHz
- Package : 60-pin plastic SSOP (SSOP60-P-700-0.65-BK) (Product name : MSC1162AGS-BK)

BLOCK DIAGRAM



INPUT AND OUTPUT CONFIGURATION

Schematic Diagrams of Logic portion Input/Output Circuits and Driver Output Circuits

Input Pin



Output Pin



Driver Output Circuit



PIN CONFIGURATION (TOP VIEW)



NC : No-connection pin

60-Pin Plastic SSOP

PIN DESCRIPTION

Symbol	Туре	Description						
CLK	I	Shift register clock input pin. Shift register reads data through DIN while the CLK pin is low state and the data in the shift register is shifted from one stage to the next stage at the rising edge of the clock.						
DIN	I	erial data input pin of the shift register. isplay data (positive logic) is input in through the DIN pin synchronization with clock.						
DOUT	0	Serial data output pin of the shift register. Data is output through the DOUT pin in synchronization with the CLK signal. When R/L = High, the data of PO40 in the shift register is output through the DOUT pin. When R/L = Low, the data of PO1 pin in the shift register is output through the DOUT pin.						
LS	I	Latch strobe input pin When LS is high, the parallel output data (PO1-40) of the shift register read out. When LS goes from high to low, the parallel output data (PO1-40) of the shift register is held.						
CL	I	Clear input pin with a built-in pull-up resistor The \overline{CL} pin is normally being set high. If the \overline{CL} pin is high and the CHG pin is low, the driver outputs (HV01 to HV40) are in phase with the corresponding latch outputs (O1 to O40). If the \overline{CL} pin is high and the CHG pin is high, the driver outputs (HV01 to HV40) are high irrespective of the states of the latch outputs. If the \overline{CL} pin is set low, the driver outputs are driven low irrespective of the states of the CHG pin and latch outputs. This allows display blanking to be set.						
CHG	I	Input for testing (with a pull-down resistor) The CL pin is normally being set low. If the CHG pin is low and the CL pin is high, the driver outputs (HV01 to HV40) are in phase with the corresponding latch outputs (O1 to O40). If the CHG pin is low and the CL pin is low, the driver outputs (HV01 to HV40) are low irrespective of the states of the latch outputs. If the CHG pin is set high, the driver outputs are driven high irrespective of the states of the latch outputs. This provides the easy testing of all lights after final assembly.						
VH01-40	0	High voltage driver outputs for driving VFD tube The driver outputs are in phase with the corresponding latch outputs (O1 to O40). The direct connection to the grid or anode of a VFD tube eliminates pull-down resistors.						
VHV		Power supply pin for driver circuits of VFD tube						
VCC		Power supply pin for logic						
GND1		GND pin for driver circuits of a VFD tube. (D-GND) Since the GND1 is not be connected to L-GND, connect this pin to the external L-GND.						
GND2		GND pin for the logic circuits. (L-GND) Since the GND2 pin is not be connected to D-GND, connect this pin to the external D-GND.						

Parameter	Symbol	Condition	Rating	Unit
Logic Supply Voltage *1	V _{CC}	Applicable to logic supply pin	-0.3 to +6.5	V
Driver Supply Voltage *1, *2	V _{HV}	Applicable to driver supply pin	-0.3 to +70	V
Input Voltage *1	VIN	Applicable to all input pins	-0.3 to V _{CC} +0.3	V
Output Voltage *1	V ₀	Applicable to data output pin	-0.3 to V _{CC} +0.3	V
Driver Driving Frequency	f _{DRV}	Applicable to driver output pin	0 to 15	kHz
Withstand Output Voltage *1, *2	V _{HV0}	Applicable to driver output pin	-0.3 to V _{HV} +0.3	V
Power Dissipation	PD	Ta ≤ 25°C	860	mW
Package Thermal Resistance *3	R _{j-a}	Ta > 25°C	145	°C/W
Storage Temperature	T _{STG}	_	–55 to +150	°C

ABSOLUTE MAXIMUM RATINGS

Notes: *1 Maximum Supply Voltage with respect to L-GND and D-GND

*2 Permanent damage may be caused if the voltage is supplied over the rating value.

*3 Package Thermal Resistance (between junction and ambient) The junction temperature (Tj) expressed by the equation indicated below should not exceed 150°C.

 $T_j=P \times R_{j-a}+Ta$ (P: Maximum power consumption)

RECOMMENDED OPERATING CONDITIONS

Parameter		Symbol	Condition		Min.	Max.	Unit
Logic Supply Voltage		V _{CC}	Applicable to logic supply voltage pin		4.5	5.5	V
Driver Supply V	/oltage	V _{HV}	Applicable to driver	supply voltage pin	10	65	V
High Level Inpu	ıt Voltage	VIH	Applicable to	all input pins	3.6	_	V
Low Level Inpu	t Voltage	V _{IL}	Applicable to	all input pins	_	1.1	V
High Level Driv	er Output	I _{OHVH1}	Applicable to driver	Only one output is high	_	-40	mA
Current		I _{OHVH2}	output pin	All outputs are high	—	-2	mA
Low Level Drive Current	er Output	I _{OHVL}	Applicable to all d	Applicable to all driver output pins		1	mA
CLK Frequency	CLK Frequency				_	4	MHz
CLK Pulse Widt	th	tw _(CLK)	See timing diagram		75	_	ns
Data Setup Tim	е	tsu _(D-CLK)			80	_	ns
Data Hold Time		th _(CLK-D)			50	—	ns
Data Pulse Wid	th	tw _(D)			140	—	ns
Latch Probe Pu	lse Width	tw _(LS)			80	—	ns
	CLK-LS	tsu _(CLK-LS)		-		—	ns
Setup Time	LS-CLK	tsu _(LS-CLK)	-		0	—	ns
Setup Time	LS-CHG	tsu _(LS-CHG)			0	—	μs
LS-CL		tsu _(LS-CL)			0	—	μs
Dulas Width	CHG	tw _(CHG)		_		—	μs
Pulse Width	CL	tw _(CL)	_		2	_	μs
Operating Tem	perature	T _{op}	_		-40	85	°C

ELECTRICAL CHARACTERISTICS

DC Characteristics

$(V_{cc}=4.5 \text{ to } 5.5\text{V})$	$V_{\mu\nu}=10 \text{ to } 65V$, Ta=–40 to +85°C)
		, 10 10 100 0)

(V()-4.5 to 5.5 V, VHV-10 to 55 V, 1a40 to 405 V							<u>, </u>
Parameter	Symbol		Condition	Min.	Тур.	Max.	Unit
	I _{CC1}	No load	All input: Low		4.3	6.65	
Logic Supply Current	I _{CC2}	V _{CC} =5.5V	All input: High, Ta=25°C	_	0.5	1.0	mA
	I _{HV1}	Nelsed	All input: Low		—	1.0	μA
Driver Supply Current	I _{HV2}	No load V _{CC} =5.5V	All input: High Ta=25°C	_	2.45	3.8	mA
High Lovel Input Current			V _{CC} =5.5V, V _{IN} =5.5V nputs excluding CHG	-1	_	1	μA
High Level Input Current	lih	V _{CC} =5.5V, V _{IN} =5.5V CHG input		5	_	80	μA
Low Lovel Input Current		V _{CC} =5.5V, V _{IN} =0V Inputs excluding CL		-1	_	1	μΑ
Low Level Input Current	Ι _Ι	V _{CC} =5.5V, V _{IN} =0V CL input		-5	_	-80	μA
Input Capacitance	CI		Ta=25°C	—	15	—	pF
High Level Data Output	V _{ODH}	l 0.1m4	V _{CC} =4.5V	3.5	_	—	V
Voltage		I _{0H} =–0.1mA	V _{CC} =5.5V	4.5	—	—	V
Low Level Data Output	M	1 0 1 m A	V _{CC} =4.5V	—	_	1.1	V
Voltage	V _{ODL}	I _{OL} =0.1mA	V _{CC} =5.5V	—	_	1.1	V
High Level Driver Output	V _{OHVH1}	I _{OH} =-40mA		V _{HV} –4	_	_	V
Voltage	V _{OHVH2}	I _{OH} =-2mA		V _{HV} –4			V
Low Level Driver Output Voltage	V _{OHVL}	I _{OL} =1mA		_	_	3.0	V

AC Characteristics

(V_{CC}=5V, V_{HV}=65V, Ta=25°C)

			-			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
CLK-DOUT Delay Time	t _{PD}	—		_	300	ns
Delay Time Low to High	t _{DLH}	—	_	0.3	1.0	μs
Transit Time Low to High	t _{TLH}	—	_	2.0	5.0	μs
Delay Time High to Low	t _{DHL}	—	_	0.3	1.0	μs
Transit Time High to Low	t _{THL}		_	2.0	5.0	μs







FUNCTIONAL DESCRIPTION

Function Table

Shift register

	Input			Shift Re	egister Para	allel Out		Output
CLK	R/L	DIN	P01	P02		P039	P040	DOUT
₹	Х	Х	Not changed				Not changed	
	Н	L	L	P01n		P038n	P039n	P040
	Н	Н	Н	P01n		P038n	P039n	P040
	L	L	P02n	P03n		PO40n	L	P01
	L	Н	P02n	P03n		PO40n	Н	P01

X: Don't Care

P01n to P040n : P01 to P040 data just before CLOCK rises.

Latch

Input	Shift Register Parallel Out	Latch Output
LS	POm	Om
I	Х	Not changed
Н	L	L
Н	Н	Н

X: Don't Care, m: 1 to 40

Driver output

Inj	put	Latch Output	Driver Output
CL	CHG	Om	HVOm
L	Х	Х	L
Н	Н	Х	Н
Н	L	L	L
Н	L	Н	Н

X: Don't Care, m: 1 to 40

NOTES ON USE

- 1. Connect GND1 to GND2 externally to be an equal potential voltage.
- 2. The contents of the shift register are undefined when the power is applied.

Therefore, unnecessary driver outputs may be driven high just after power-on, and the VFD tube may flicker.

To avoid this, follow the procedures:

- 1) Apply the driver power supply after applying the logic power supply, with the $\overline{\text{CL}}$ pin remained low.
- 2) Start displaying by setting the <u>CL</u> pin high after in putting display data the shift register through the DIN pin.

Test circuit



PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).