

OKI Semiconductor

MSM6568A

This version: Nov. 1997
Previous version: Mar. 1996

160-DOT COMMON DRIVER

GENERAL DESCRIPTION


The MSM6568A is a dot matrix LCD common driver which is fabricated in CMOS technology. The MSM6568A consists of two 80-bit bidirectional shift registers, two 80-bit level shifters, and two 80-bit 4-level drivers.

The MSM6568A is equipped with 160 output pins. By connecting two or more MSM6568A devices in cascade, the number of LCD outputs can be increased.


The MSM6568A can drive a variety of LCD panels because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from an external source.

FEATURES

- Logic supply voltage : 2.7 to 5.5V
- LCD driving voltage : 14 to 28V
- Applicable LCD duty : 1/64 to 1/256
- External bias power supply available
- Package :
 - TCP mounting with 70mm wide film (Product name : MSM6568AV-Z)
 - Tin-plated

BLOCK DIAGRAM

($V_{DDR/L}$ stands for V_{DDR} and V_{DDL} , and $V_{SSR/L}$ for V_{SSR} and V_{SSL} .)

PIN CONFIGURATION (TOP VIEW)

Pin	Symbol	Pin	Symbol
1	V _{1L}	12	I _O ₁₆₀
2	V _{2L}	13	I _O ₈₁
3	V _{5L}	14	I _O ₈₀
4	V _{EEL}	15	I _O ₁
5	NC	16	V _{SSR}
6	V _{DDL}	17	V _{DDR}
7	SHL	18	NC
8	V _{SSL}	19	V _{EER}
9	DISPOFF	20	V _{5R}
10	CP	21	V _{2R}
11	DF	22	V _{1R}

NC : No connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V _{DD}	T _a =25°C	-0.3 to +6.5	V
Bias Voltage	V _{LCD}	T _a =25°C, V _{DD} – V _{EE}	0 to 30	V
Input Voltage	V _I	T _a =25°C	-0.3 to V _{DD} +0.3	V
Storage Temperature	T _{STG}	—	-30 to +85	°C

* V₁>V₂>V₅>V_{EE}
V_{EE}<V₅≤V_{EE}+10V
V_{DD}≥V₁>V₂≥V_{DD}-10V
V_{DD}=V_{DDR}=V_{DDL}, V₁=V_{1R}=V_{1L}, V₂=V_{2R}=V_{2L},
V₅=V_{5R}=V_{5L}, V_{EE}=V_{EER}=V_{EEL}

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition		Range	Unit
Power Supply Voltage	V _{DD}	—		2.7 to 5.5	V
Bias Voltage	V _{LCD}	V _{DD} – V _{EE}	No load	14 to 28	V
			LCD being driven	18 to 28	V
Operating Temperature	T _{op}	—		-20 to +75	°C

* V₁>V₂>V₅>V_{EE}
V_{EE}<V₅≤V_{EE}+7V
V_{DD}≥V₁>V₂≥V_{DD}-7V
V_{DD}=V_{DDR}=V_{DDL}, V₁=V_{1R}=V_{1L}, V₂=V_{2R}=V_{2L},
V₅=V_{5R}=V_{5L}, V_{EE}=V_{EER}=V_{EEL}

ELECTRICAL CHARACTERISTICS**DC Characteristics**(V_{DD}=2.7 to 5.5V, Ta=-20 to +75°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
"H" Input Voltage	V _{IH} *1	—	0.8V _{DD}	—	—	V
"L" Input Voltage	V _{IL} *1	—	—	—	0.2V _{DD}	V
"H" Input Current	I _{IH} *1	V _I =V _{DD} , V _{DD} =5.5V	—	—	1	μA
"L" Input Current	I _{IL} *1	V _I =0V, V _{DD} =5.5V	—	—	-1	μA
"H" Output Voltage	V _{OH} *2	I _O =-0.2mA, V _{DD} =2.7V	V _{DD} -0.4	—	—	V
"L" Output Voltage	V _{OL} *2	I _O =0.2mA, V _{DD} =2.7V	—	—	0.4	V
ON Resistance	R _{ON} *4	V _{DD} -V _{EE} =25V V _N -V _O =0.25V	— —	— —	2.0	kΩ
Supply Current	I _{SS}	CP=22kHz, V _{DD} =3.0V	—	—	50	μA
	I _{EE}	V _{DD} -V _{EE} =25V, no load*5	—	—	300	
Input Capacitance	C _I	f=1MHz	—	5	—	pF

*1 Applied to CP, IO₁, IO₈₀, IO₈₁, IO₁₆₀, SHL, DF, DISPOFF*2 Applied to IO₁, IO₈₀, IO₈₁, IO₁₆₀*3 V_N=V_{DD} to V_{EE}, V₂=1/16 (V_{DD} - V_{EE}), V₅=15/16 (V_{DD} - V_{EE})V_{DD}=V₁, V_{DD}=4.5V, V₁=V_{1L}=V_{1R}, V₂=V_{2L}=V_{2R}, V₅=V_{5L}=V_{5R}, V_{EE}=V_{EEL}=V_{EER},
V_{DD}=V_{DDL}=V_{DDR}*4 Applied to O₁ to O₁₆₀


*5 Input a "H" level signal through the IO pins every 240 clock pulses when a supply current is measured.

The DF frequency is 45Hz.

Switching Characteristics(V_{DD}=2.7 to 5.5V, Ta=-20 to +75°C, C_L=15pF)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
"H", "L" Propagation Delay Time	t _{PHL} t _{PLH}	—	—	—	3	μs
Maximum Clock Frequency	f _{CP}	—	1	—	—	MHz
Clock Pulse Width	t _{WCP}	—	63	—	—	ns
Data Setup Time IO _n →CP	t _{setup}	—	100	—	—	ns
Data Hold Time CP→IO _n	t _{hold}	—	100	—	—	ns
Rise Time / Fall Time of CP	t _{r(CP)} t _{f(CP)}	—	—	—	20	ns

*1 IO_n=IO₁-IO₁₆₀



FUNCTIONAL DESCRIPTION

Pin Functional Description

- IO₁, IO₈₀, IO₈₁, IO₁₆₀
Data input/output pins for the two 80-bit bidirectional shift registers.
- SHL
Input pin to select the shift direction of the two 80-bit bidirectional registers.
Table 1 shows the relations between the SHL pin and the IO₁, IO₈₀, IO₈₁, IO₁₆₀ pins.
- CP
Clock pulse input pin for the two 80-bit bidirectional shift registers.
Scan data shifts at the falling edge of a clock pulse.
- DF
Signal input pin to synchronize with AC current for LCD driving waveforms.
Normally an inverted frame signal is input to this pin.
- V_{DDL}, V_{DDR}, V_{SSL}, V_{SSR}
Power supply pins.
Normal operating conditions are V_{DDR}=V_{DDL}=2.7 to 5.5V, V_{SSR}=V_{SSL}=0V.
- DISPOFF
Input pin to control the O₁ to O₁₆₀ outputs. During input of "L" level, V₁ levels are output from O₁ to O₁₆₀.
- V_{1L}, V_{1R}, V_{2L}, V_{2R}, V_{5L}, V_{5R}, V_{EEL}, V_{ER}
Bias voltage input pins for LCD driving. Voltages must be input to all these pins.
- O₁ to O₁₆₀
4-level driver output pins corresponding to each bit of the shift registers.
The V₁, V₂, V₅, or V_{EE} level is selected and output based on the combination of shift register data and a DF signal.
Table 2 shows the relations between the scan data and the LCD driving outputs.

Table 1

SHL	Shift direction	IO ₁ , IO ₈₀ / IO ₈₁ , IO ₁₆₀	I/O	Input
L	O ₁ →O ₈₀	IO ₁ , IO ₈₁	Input	IO ₁ and IO ₈₁ are data input pins for the shift register. Data is input to these pins in synchronization with clocks and is output from IO ₈₀ and IO ₁₆₀ with delay by the number (80) of shift register bits in synchronization with clocks.
	O ₈₁ →O ₁₆₀	IO ₈₀ , IO ₁₆₀	Output	
H	O ₈₀ →O ₁	IO ₈₀ , IO ₁₆₀	Input	IO ₈₀ and IO ₁₆₀ are data input pins for the shift register. Data is input to these pins in synchronization with clocks and is output from IO ₁ and IO ₈₁ with delay by the number (80) of shift register bits in synchronization with clocks.
	O ₁₆₀ →O ₈₁	IO ₁ , IO ₈₁	Output	

Table 2

Scan data	LCD driving output
H	Select levels (V ₁ , V _{EE})
L	Non-select levels (V ₂ , V ₅)

Truth Table

DF	Shift register data	DISPOFF	Driver output level (O_1-O_{160})
L	L	H	V_2
L	H	H	V_{EE}
H	L	H	V_5
H	H	H	V_1
X	X	L	V_1

X : Don't Care