OKI Semiconductor MSM7602

Evaluation Board

GENERAL DESCRIPTION

This evaluation board has been developed to evaluate the characteristics of the echo canceller MSM7602.

The MSM7602–011 (56–pin QFP) is used as this evaluation board, using a single chip or two chips (master and slave) cascade–connection.

The MSM7602–001 (28–pin SSOP) can also be used for the evaluation. However, since this MSM7602 uses a 56–pin QFP socket, special care should be taken on connecting the LSI device to the MSM7602–001.

Although the MSM7602 is available as a 28–pin SSOP and a 32–pin TSOP, in addition to the 56–pin QFP used for this evalution board, almost no difference is recognized among their characteristics as long as they are used as a single chip respectively.

If the characteristics of a 56–pin single chip are evaluated, the evaluation result can be applied to the basic characteristics of echo cancellers of both SSOP and TSOP.

The MSM7602 can support the both 3V and 5V supply voltages. This evaluation board can also support the both voltages if the PCM CODEC is replaced.

This evaluation board is provided with both analog and digital input/output interfaces, so that it can support a wide range of evaluation circuits.



BLOCK DIAGRAM

Preliminary

^{*}The area enclosed with a dotted line is an optional interface for a slave board.

SPECIFICATIONS

		3V Operation	5V Operation	
CODEC		MSM7566	MSM7543	
Analog input block				
Max. input level		1.4VP-P	2.4VP-P	
Input impedance		600Ω	600Ω	
Analog output block				
Output level		2.6VP-P	2.6VP-P	
Output impedance		600Ω	600Ω	
Digital input	VIH	1.8V to V _{DD}	2.2V to V _{DD}	
Digital input	VIL	0 to 0.5V	0 to 0.8V	
Digital output	V _{OH}	2.2V to V _{DD}	4.2V to V _{DD}	
3	V _{OL}	0 to 0.4V	0 to 0.6V	
Supply voltage		2.7V to 3.6V	4.5V to 5.5V	
Operating temperature		−30 to 85°C		
Board size		18 × 11cm		
Echo canceller specification		MSM7602-011(56–pin QFP) used. Evaluation is possible with a single chip or in a 2–chip cascade connection. Use of optional slave boards enables multi–chip cascade connection in the MSM7602–011 board.		
Echo canceller characterist	tics			
Echo attenuation		ERL: 6 dB(echo Echo delay tim	/hite noise–10 dBm0 o volume=–10 dB0–6 dB=–16 dBm0) e: 2 ms NLP, ATT, GC, and OFF	
Cancelable delay time		When a single	chip is used 27ms(max.)	
		When in a 2–cl	hip cascade connection 31ms(max.)	
		When in a 7–ch	nip cascade connection 213ms(max.)	
			$\begin{array}{l} \mbox{Chip}\times 1 + \mbox{Slave Chip}\times 6) \\ \mbox{eeded for multi-chip cascade connection.} \end{array}$	
Basic clock		1	9.2MHz	

EXTERNAL VIEW/PARTS ARRANGEMENT



DESCRIPTION OF PINS/PARTS

Pin Name	I/O	Description
A RIN	I	Input pin for RIN signal when analog interface is used. Input analog signal is converted to μ -law PCM (A/D conversion) by U1 PCM CODEC and used as RIN signal of MSM7602. Set JP3 (RIN SEL) to ANLG when using ARIN input. (See JP3)
	0	
A ROUT	0	Output pin for ROUT signal when analog interface is used. This pin outputs analog signals D/A–converted from ROUT signal (PCM) of MSM7602 by U2 PCM CODEC.
		The signal level can be amplified by about 0 to +12 dB using variable resistor VR3.
A SIN	I	Input pin for SIN signal when analog interface is used, Input analog signal is converted to μ -law PCM (A/D conversion) by U2 PCM CODEC and used as SIN signal of MSM7602.
		Set JP4(SIN SEL) to ANLG when using ASIN input. (See JP4.)
A SOUT	0	Output pin for SOUT signl when analog interface is used. This pin outputs analog signals D/A–converted from SOUT signal (PCM) of MSM7602 by U1 PCM CODEC.
		This signal level can be amplified by about 0 to +12 dB using variable resistor VR1.
PCM RIN	I	Input pin for RIN signal when PCM interface is used. This input signal is used directly as RIN signal of MSM7602. Input positive phase signal to this pin. Set JP3 (RIN SEL) to PCM when using PCM RIN. (See JP3.) Use of PCM interface requires synchronization with destination. Use external synchronization (EXT.SYNC or EXT.SCK) or synchronizing signal output (SYNC OUT or SCK OUT) for the synchronization with destination.
PCM ROUT	0	Output pin for ROUT signal when PCM interface is used. This pin outputs ROUT signal (positive phase) of MSM7602 directly. Use of PCM interface requires synchronization with destination. Use external synchronization (EXT.SYNC or EXT.SCK) or synchronizing signal output (SYNC OUT or SCK OUT) for the synchronization with destination.

Pin Name	I/O	Description
PCM SIN	I	Input pin for SIN signal when PCM interface is used. This input signal is used as SIN signal of MSM7602 as is. Input positive phase signal to this pin. Set JP4 (SIN SEL) to PCM when using PCM SIN.(See JP4.) Use of PCM interface requires
		synchronization with destination. Use enternal synchronization (EXT.SYNC or EXT.SCK) or synchronizing signal output (SYNC OUT or SCK OUT) for the synchronization with destination.
PCM SOUT	0	Output pin for SOUT signal when PCM interface is used. This pin outputs SOUT signal of MSM7602 directly at positive phase signal. Use of PCM interface requires synchronization with destination. Use external synchronization (EXT.SYNC or EXT.SCK) or synchronizing signal output (SYNC OUT or SCK OUT) for the synchronization with destination.
EXT.SYNC	I	Input pin for EXT.SYNC signal when external synchronization is required. EXT.SYNC signal is used as synchronizing signal when PCM interface is used.(See JP1.) Input 8kHz SYNC (positive phase) to this pin.
EXT.SCK	I	Input pin for EXT.SCK signal when external when external synchronization is required. EXT.SCK signal is used as synchronizing signal when PCM interface is used. (See JP2.) Input 64 to 2048 kHz SCK (positive phase) signal to this pin.
SYNC OUT	0	Output pin for synchronizing SYNC signal. SYNC OUT signal is used as synchronizing signal when PCM interface is used. This pin outputs SYNC signal (positive phase) used for actual operations. (This pin outputs SYNCO in internal SCK mode and EXT.SYNC when external synchronizing signal is used.) (See JP1.)
SCK OUT	0	Output pin for synchronizing SCK signal. SCK OUT signal is used as synchronizing signal when PCM interface is used. This pin outputs SCK signal (positive phase) used for actual operations. (This pin outputs SCK0 in internal SCK mode and EXT.SCK when external synchronizing signal is used.) (See JP2.)
AV	I	Power supply for analog system. Input 3V or 5V just like power supply for digital system. Select PCM CODEC (U1/U2) according to selected supply voltage. 3V operation: MSM7566 5V operation: MSM7543
AG	_	GND for analog system. Basically this GND is separated from GND for digital system.
DV	I	Power supply for digital system. Input 3V or 5V just like power supply for analog system. Select PCM CODEC (U1/U2) according to selected supply voltage. 3V operation: MSM7566 5V operation: MSM7543
DG	_	GND for digital system. Basicarry, this GND is separated from GND for analog system.

Part No./Name		Description		
U1	PCM CODEC	Uses μ -law CODEC is used.		
U2		Select PCM CODEC (CU1/U2) according to selected supply voltage.		
		3V operation: MSM7566		
		5V operation: MSM7543		
		Note that U2 parts are reversely placed.		
U3	MSM7602-011	Mount MSM7602-011 (28-pin SSOP) or MSM7602-011 (56-pin QFP).		
	IC socket	When using 28-pin SSOP, be careful to set LSI device so that the pins may not be shifted.		
	MASTER	56-pin QFP can be used as a master chip for single chip or multi-chip cascade connection.		
		OF SEL jumpers (JP6–JP8) are used to select single chip mode or cascade mode.		
		(See JP6 to JP8)		
U5	MSM7602-011	Mount MSM7602-011 (56–pin QFP).		
	IC socket	This chip can be used as a slave chip in cascade connection.		
	SLAVE	OF SEL jumpers (JP6–JP8) are used to select cascade mode. (See JP6 to JP8.)		
X1	Crystal oscillator	19.2 MHz is used and the oscillation circuit has to be assembled.		
		When using this oscillator (X1), remove X2 oscillator.		
X2 Crystal oscillator 19.2 MHz is used, the oscillation circuit has to be as		19.2 MHz is used, the oscillation circuit has to be assembled.		
		C20, C21:27pF		
		R12: 1 MΩ		
		When using X2, either 3V to 5V can be used.		
		When using X2, remove X1.		
VR1	ASOUT volume	Variable resistor to adjust output level of ASOUT by about 0 to +12 dB.		
VR3	AROUT volume	Variable resistor to adjust output level of AROUT by about 0 to +12 dB.		
JP1	SYNC SEL	SYNC select pin.		
	jumper	This pin selects internal SYNC signal or external SYNC signal. Set this JP1 just like		
		JP2 (SCK selector).		
		EXTINT JP1		
		EXT/INT External SYNC mode: SYNC signal that is input from EXT.SYNC pin is used.		
JP2	SCK SEL	SCK select pin.		
	jumper	This pin selects internal SCK signal or external SCK signal. Set this JP2 just like		
		JP1 (SYNC selector).		
		SCK SEL EXT/INT		
		JP2 Internal SCK mode: Uses SCK0 signal output from U1 (MSM7602).		
		JP2 C C External SCK mode: SCK signal that is input from EXT.SYNC pin is used.		

Part No./Name		Description					
JP3	RIN SEL	RIN select pin.					
	jumper	This pin selects signal to be input to RIN of MSM7602.					
		RIN SEL <u>PCWANLG</u> Analog input mode: PCM signal is used, which is converted (A/D conversion)					
		by U1 (PCM CODEC) from analog signal that is					
		PCMANLG input from ARIN pin.					
		^{JP3} PCM input mode: PCM signal is used, which is input from RIN pin.					
JP4	SIN SEL	SIN select pin.					
	jumper	This pin selects signals to be input to SIN of MSM7602.					
		SIN SEL ANLGPOM PCM input mode: PCM signal is used, which is converted (A/D conversion)					
		JP4 OOO by U1(PCM CODEC) from analog signal that is input					
		ANLG/PCM from ASIN pin.					
		JP4 OOO PCM input mode: PCM signal is used, which is input from RIN pin.					
JP6	OF SEL	OUT FLAG select pins (cascade select pins).					
JP7	jumper	These pins select OF (OUT FLAG) to be input to SF1 of MSM7602 MASTER(U1).					
JP8		When OF is selected, cascade mode is set.					
		OF SEL					
		জু দ্ব দ্ব Single chip mode: Inputs MASTER OF2 to SF1 of MASTER to execute					
		single chip operation. No problem will arise even if					
		a chip is mounted in slave socket.					
		2-chip cascade mode: Inputs SLAVE OF1 to SF1 of MASTER to connect 2 chips in cascade form.					
		Multi-chip cascade mode: Multi-step cascade connection is made by using					
		optional slave boards. Normally, this mode not used					
JP101	SSOP/QFP	SSOP/QFP SEL select pins.					
JP102	SEL	These pins select echo canceller package.					
JP103	jumper	501 qL 501 qL 501 qL					
JP104							
		SSOP mode: Use MSM7602-001 (28-pin SSOP) in this mode.					
		40000					
		QFP mode: Use MSM7602-001 (56–pin QFP) in this mode.					

Part No./Name			Description						
S1 MODE SV	MODE SW	Sets u	Sets up control pins of MSM7602.						
		Sets up control phis of MISM7002. 물득문용측용품종							
			1 2 3 4 5 6 7 8						
			OFFON OF						
		MO	MODE SW		Operation				
		1	PDWN	ON	Sets power down mode. This switch stops MSM7602 operation to reduce power consumption.				
				OPEN	Sets normal mode.				
		2	NLP	ON	Turns center clip off.				
				OPEN	Turns center clip on.				
					When SOUT output is -57 dBm0 or lower, this switch outputs				
					min. positive value(FFh) forcibly to reduce idle circuit noise.				
		3	HCL	ON	Sets normal mode to cancel echo.				
				OPEN	Sets through mode. Data that was input to RIN and SIN are output to ROUT and SOUT in through mode respectively.				
		4	ADP	ON	Sets normal mode to update AFF coefficient.				
				OPEN	Sets coefficient fix mode to stop updating of AFF coefficient				
					and operates LSI device according to stop time coefficient.				
		5	ATT	ON	Turns ATT on. Attenuator(6 dB)prepared in RIN and SOUT is inserted in MSM7602 according to input status.				
					Refer to data sheet for operation.				
				OPEN	Turns ATT off.				
		6	GC	ON	Turns GC off.				
				OPEN	Controls signal level to be within 0 to 8.5 dB using gain controller prepared in RIN. Level control is validated at around -24 dBm0.				
		7	HD	ON	Turns HD on.				
					This switch detects and cancels howling.				
				OPEN	Turns HD off.				
		8	NC	_	Not connected(reserved). This switch may be set to ON or OPEN.				

Part No./Name		Description	
S2	RST SW Resets MSM7602. Be sure to reset MSM7602 after power is turned on.		
J1	Connector to	Used for multi-chip cascade connection test using optional slave boards. Normally, this	
	connect slave	is not used.	
	board		
LD1	Analog power	Goes on after analog power input.	
	light		
LD2	Digital power	Goes on after digital power input.	
	light		

USING METHOD

This evaluation board is used for MSM7602 only. When evaluating the characteristics of the LSI device, check the operation of this board using the MSM7602 data sheet.

- 1) Set jumper pins suitable for the circuit to be connected.
 - (1) Set the usable package (SSOP or QFP). JP101 to 104 SSOP/QFP

(2) Set the synchronizing signal (external or internal synchronization).

JP1 (SYNC SEL)	EXT/INT
JP2 (SCK SEL)	EXT/INT

(3) Set the input signals(PCM or analog).

JP3 (RIN SEL)	PCM/ANLG
JP4 (SIN SEL)	ANLG/PCM

(4) Set the number of echo cancellers to be connected (single or cascade).

IP6	single chip
[P7	2–chip cascade
[P8	Multi-chip cascade (Slave boards are needed.)

2) Adjust the analog output level.

In this evaluation board, the analog output level can be adjusted by about 0 to +12dB using VR3 and VR1.

3V CODEC (MSM7566) should be adjusted because input and output levels are different. Set input and output levels using a level meter or an oscilloscope, so that they are equal or have levels specified.

3) Connect the power supply and the ground (GND).

In this board, basically analog and digital systems are separated from each other. Since the characteristics of an analog circuit affect the characteristics of an echo canceller, use an analog power supply/GND with less noise.

A power supply/GND with less noise can be used commonly for both analog and digital systems.

- 4) Set the MODE switch to desired mode.
 - Note: Do not turn the power on while the MODE SW1 (PWDWN SW) is on (in the power down mode).
 - Power down should be made after more than 10 basic clocks are input. This is to stabilize the internal status.
- 5) The setting of the MSM7602 evaluation board is complete.

Input signals from the set interface to start the test.

Note: Be sure to reset the MSM7602 after the power is turned on.

• Use example 1: Line echo cancellation (to cancel the line echo caused by an input from a microphone) Setups: 56–pin QFP single chip, analog interface, and internal synchronization



- (1) Set the evaluation board as follows.
 - Set JP101 to 104 to QFP to set the 56-pin QFP mode.
 - Set JP1 and JP2 to INT to set the internal synchronization mode.
 - Set JP3 and JP4 to ANLG to set the analog interface mode.
 - Set the OF SEL jumpers(JP6 to JP8) to M(JP6) to set the single chip mode.
 - Make sure the MODE switch 1(PWDWN SW) is set to OPEN.

(2) Connect the MSM7602 to a power supply and adjust the analog output level. Reset the MSM7602 after the power is turned on.

Tone signal may be used to adjust the analog output level. In the test, however, be sure to use white noise or voice.

(3) Connect the inputs/outputs of the MSM7602 to the test system and start the test. Reset the MSM7602 after the power is turned on.

• Use example 2: Connecting an echo cancellor to an existing PCM circuit and checking the effect of the echo canceller.

Setups: 56-pin QFP 2-chip cascade, PCM interface, and external synchronization



(1) Set the evaluation board as follows.

- Set JP101 to 104 to QFP to set the 56-pin QFP mode.
- Set JP1 and JP2 to EXT to set the external synchronization mode.
- Set JP3 and JP4 to PCM to set the PCM interface mode.
- Set the OF SEL jumpers (JP6 to JP8) to S (JP7) to set the 2-chip cascade mode.
- Make sure the MODE switch 1 (PWDWN SW) is set to OPEN.
- (2) Connect the MSM7602 to a power supply and adjust the analog output level. Reset the MSM7602 after the power is turned on. Tone signal may be used to adjust the analog output level. In the test, however, be sure to use white noise or voice.
- (3) Connect the inputs/outputs of the MSM7602 to the test system and start the test. Reset the MSM7602 after the power is turned on.

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit and assembly designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. OKI assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to:traffic control, automotive, safety, aerospace, nuclear power control, and medical, including life support and maintenance.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents cotained herein may be reprinted or reproduced without our prior permission.
- 9. MS–DOS is a registered trademark of Microsoft Corporation.

Copyright 1996 Oki Electric Industry Co., Ltd.