MSM80C154S MSM83C154S MSM85C154HVS USER'S MANUAL

© Copyright 1988, OKI ELECTRIC INDUSTRY COMPANY, LTD.

OKI makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

OKI retains the right to make changes to these specifications at any time, without notice.

CONTENTS

1.	INTRO	DUCTION	
	1.1 MS	M80C154S/MSM83C154S/MSM85C154HVS Outline	3
		M80C154S/MSM83C154S Features	
	1.3 Add	ditional Features in MSM80C154S/MSM83C154S/MSM85C154HVS	7
-			
2.			
		M80C154S/MSM83C154S/MSM85C154HVS Logic Symbols	
		M80C154S/MSM83C154S Pin Layout	
	2.2.1	MSM80C154S/MSM83C154S external dimensions	
	2.2.2	MSM85C154HVS pin layout and external dimensions	
		M80C154S Block Diagram	
		M83C154S Block Diagram	
		M85C154HVS Block Diagram	
	2.6 111	ning and Control Outline of MSM80C154S/MSM83C154S timing	
	2.6.2	Major synchronizing signals	
	2.0.2	(1) ALE	
		(1) ALL (2) PSEN	
		(2) I OLIV (3) WR	
		(d) RD	
	2.6.3	MSM80C154S fundamental operation time charts	
	2.010	(1) External program memory read cycle timing chart	
		(1) External program memory road by road by or annung or article (2) MOVX A, @Rr	
		(3) MOVX @Rr, A	
		(4) MOVX A, @DPTR	
		(5) MOVX @DPTR, A	
		(6) MOV direct, PORT[0, 1, 2, 3] execution	
	2.6.4	MSM83C154S fundamental operation time charts	
		(1) MOVX A, @Rr	
		(2) MOVX @Rr, A	27
		(3) MOVX A, @DPTR	28
		(4) MOVX @DPTR, A	28
		(5) MOV direct, PORT[0, 1, 2, 3] execution	29
		truction Register (IR) and Instruction Decoder (PLA)	
	2.8 Arit	hmetic Operation Section	31
		(1) Outline	
		(2) Arithmetic operation instruction decoder	
		(3) Arithmetic and logic unit (ALU)	
		gram Counter	
		gram Memory and External Data Memory	33
	2.10.1	MSM80C154S/MSM83C154S program area and	
	o / o -	external ROM connections	33
	2.10.2	Procedures and circuit connections used when external	
	o / o -	data memory (RAM) is accessed by data pointer (DPTR)	35
	2.10.3	Procedures and circuit connections used when external	
		data memory (RAM) is accessed by registers R0 and R1	38

3. CONTROL

3.1 Os	cillators [XTAL1 .2]	43
3.2 CP	U Resetting	45
3.2.1	Outline	45
3.2.2	Reset Schmitt trigger circuit	50
	CPU internal status by reset	
3.3 EA	(CPU Memory Separate)	52
3.3.1	Outline	52
	(1) Internal ROM mode	52
	(2) External ROM mode	52

4. INTERNAL SPECIFICATIONS

4.1 Internal Data Memory (RAM) and Special Function Registers	
4.1.1 Outline 4.2 Internal Data Memory (RAM)	
4.2 Internal Data Memory (RAM)	
4.2.1 Internal data memory registers R0 thru R7	
4.2.3 Stack	
4.3 Internal Data Memory (RAM) Operating Procedures	
4.3.1 Internal data memory indirect addressing	
4.3.2 Internal data memory register R0 thru R7 designation	
4.3.3 Internal data memory 1-bit data designation	
4.4 Special Function Registers(TCON, SCON,ACC, B)	
4.4.1 Outline	
4.4.2 Special function registers	
4.4.2.1 Timer mode register (TMOD)	
4.4.2.2 Power control register (PCON)	
4.4.2.3 Timer control register (TCON)	
4.4.2.4 Serial port control register (SCON)	70
4.4.2.5 Interrupt enable register (IE)	
4.4.2.6 Interrupt priority register (IP)	72
4.4.2.7 Program status word register (PSW)	73
4.4.2.8 I/O control register (IOCON)	74
4.4.2.9 Timer 2 control register (T2CON)	75
4.5 Timer/Counters 0, 1, and 2	
4.5.1 Outline	76
4.5.2 Timer/counters 0 and 1	76
4.5.2.1 Outline	76
4.5.2.2 Timer/counter 0 and 1 counting control	76
4.5.2.3 Timer/counter 0 and 1 count clock designation	78
4.5.2.3.1 External clock detector circuit for timer/counters 0 and 1	
4.5.2.4 Counting control of timer/counters 0 and 1 by INT pin	
4.5.2.5 Timer/counters 0/1 timer modes	
4.5.2.5.1 Outline	
4.5.2.5.2 Mode 0	
4.5.2.5.3 Mode 1	
4.5.2.5.4 Mode 2	
4.5.2.5.5 Mode 3	
4.5.2.5.6 32-bit timer mode	

4.5.2.5.7	Caution about use of timer counters 0 and 1	.90
4.5.2.5.8	Caution about use of timer counters 0 and 1 when setting softwar	e
	power down mode	.91
4.5.3 Timer	counter 2	.92
	tline	
	ner 2 control register (T2CON)	
4.5.3.3 Tin	ner/counter 2 operation modes	.93
4.5.3.3.1	16-bit auto reload mode	.93
	16-bit capture mode	
4.5.3.3.3	16-bit baud rate generator mode	.95
	ner/counter 2 detector circuit	
	T2(timer/counter 2 external clock detector)	
4.5.3.4.2	T2EX(timer/counter 2 external flag input detector)	.97
	ner/counter carry signal detector circuit	
	t	
	ie	
4.6.2 Speci	al function registers for serial port	101
	ON	
	UF	
	LK	
4.6.2.4 RC	LK	103
4.6.2.5 SN	IOD	104
	RR	
4.6.3 Opera	ating modes	106
4.6.3.1 Mo	de 0	106
	Outline	
	Mode 0 baud rate	
	Mode 0 transmit operation	
	Mode 0 receive operation	
	de 1	
	Outline	
	Mode 1 baud rate	
	Mode 1 transmit operation	
	Mode 1 receive operation	
	Mode 1 UART error detection	
	de 2	-
	Outline	
	Mode 2 baud rate	
	Mode 2 transmit operation	
	Mode 2 receive operation	
	Mode 2 UART error detection	
	de 3	
	Outline	
	Mode 3 baud rate	
	Mode 3 transmit operation	
	Mode 3 receive operation.	
	Mode 3 UART error detection	
	port application examples	
4.6.4.1 I/O	extension	124

	4.6.4.2 Multi-processor systems	128
	4.7 Interrupt	129
	4.7.1 Outline	129
	4.7.2 Interrupt enable register (IE)	
	4.7.3 Interrupt priority register (IP)	
	4.7.3.1 Priority interrupt routine flow	
	4.7.3.2 Interrupt routine flow when priority circuit is stopped	
	4.7.3.3 Interrupt priority when priority register (IP) contents are all "0"	
	4.7.4 Detection of external interrupt signals INT0 and INT1	
	4.7.4.1 Outline of INT signal detection	
	4.7.4.2 External interrupt signal 0 and 1 level detection	
	4.7.4.3 External interrupt signal 0 and 1 trigger detection	
	4.7.5 MSM80C154S/MSM83C154S interrupt response time charts	
	4.7.5.1 Interrupt response time chart when interrupt conditions are satis	
	during execution of ordinary instruction in main routine	
	4.7.5.2 Interrupt response time chart when interrupt conditions are satis	
	during execution of IE or IP register operation instruction in mair	
	routine	
	4.7.5.3 Interrupt response time chart when an ordinary instruction is	
	executed after temporarily returning to the main routine from	
	continuous interrupt processing	142
	4.7.5.4 Interrupt response time chart when an IE or IP manipulating	
	instruction is executed after temporarily returning to the main	
	routine from continuous interrupt processing	
	4.8 CPU "Power Down"	
	4.8.1 Outline	
	4.8.2 Idle mode (IDLE) setting	
	4.8.3 Soft power down mode (PD) setting	
	4.8.3.1 Caution about software power down mode setting	
	4.8.4 Hard power down mode (HPD) setting	
	4.9 CPU Power Down Mode (IDLE, PD, and HPD) Cancellation (CPU Activa	
	4.9.1 Outline	
	4.9.2 Cancellation by CPU resetting (RESET pin)	
	4.9.3 Cancellation of CPU power down mode(IDLE, PD)by interrupt sign	
	4.9.3.1 Cancellation of CPU power down mode (IDLE, PD) from interrup	
	address	
	4.9.3.2 Cancellation of CPU power down mode (IDLE, PD) by interrupt	
	request signal and restart from next address of stop address	182
	4.10 MSM80C154S/83C154S Battery Backup with Hard Power Down Mode	
5.	INPUT/OUTPUT PORTS	
•	5.1 Outline	
	5.2 Port 0	
	5.3 Port 1	
	5.4 Port 2	
	5.5 Port 3	
	5.6 Port 0, 1, 2, and 3 Output and Floating Status Settings in CPU Power D	
	Mode (PD, HPD)	

	5.7	High Impedance Input Port Setting of Each Quasi-bidirectional	
		Port 1, 2, and 3	207
	5.8	100 k Ω Pull-Up Resistance Setting for Quasi-bidirectional Input	
		Ports 1, 2, and 3	207
	5.9	Precautions When Driving External Transistors by Quasi-bidirectional	
		Port Output Signals	208
	5.10	Port Output Timing	210
		1) One machine cycle instruction output timing	210
		2) Two machine cycle instruction output timing	211
	5.11	Port Data Manipulating Instructions	
6.	ELE	CTRICAL CHARACTERISTICS	

6.1Absolute Maximum Ratings2166.2Operational Ranges2166.3DC Characteristics2176.4External Program Memory Access AC Characteristics2216.5External Data Memory Access AC Characteristics2236.6Serial Port (I/O Extension Mode) AC Characteristics225

7. DESCRIPTION OF INSTRUCTIONS

7.1	Outline	231
7.2	Description of Instruction Symbols	232
7.3	List of Instructions.	233
7.4	Simplified Description of Instructions	234
	Detailed Description of MSM80C154S/MSM83C154S Instructions	

1. INTRODUCTION

1. INTRODUCTION

1.1 MSM80C154S/MSM83C154S/MSM85C154HVS Outline

MSM80C154S/MSM83C154S/MSM85C154HVS are single-chip 8-bit fully static microcontrollers featuring high performance and low power consumption. All MSM80C31F/MSM80C51F instructions and functions have been retained.

Apart from being without the internal program memory (ROM), MSM80C154S is identical to MSM83C154S. And the difference between MSM85C154HVS and MSM83C154S is that the internal program memory (ROM) in MSM83C154S is replaced by an external ROM connected to MSM85C154HVS by using a piggy-back package.

While the MSM83C154S microcontroller integrates a 16384-word \times 8-bit program memory (ROM) in a single chip, MSM80C154S/MSM83C154S/MSM85C154HVS all feature computer functions including a 256-word \times 8-bit data memory (RAM), 32 input/ output ports, three 16-bit timer/counters, six interrupts, serial I/O, an 8-bit parallel processing circuit, and a clock generator.

The internal operation in these CPUs is based on an instruction code address method for greater efficiency. In this method, operations are specified in the instruction code (OP) section, and the objective registers are specified by part of that instruction code and the second or third byte following the code. A feature of this method is the ability to achieve several operations by simply changing the manipulation register designation in a single instruction code.

Inclusion of 8-bit multiplication and division instructions further increases the processing capacity of these CPUs.

In addition to expansion of the bit processing area, a comprehensive range of bit processing instructions has also been included. Processing operations include logical processing of the carry flag and specified bit within each register, transfer between the carry flag and specified bit in certain registers, transfer of specified bits between different registers, setting, resetting, and complement of the specified bit in each register, and execution of various bit tests within a wide area.

To make a relative jump after the execution of a bit test instruction, jumps can be made within a wide address range between -128 and +127 relative to the address of the instruction and there is no page field restriction.

The contents of specified registers can be saved in stack by using the PUSH instruction, and the saved contents can be returned from stack to a specified register by the POP instruction. Absolute interrupt priority can be allocated to any interrupt when in priority circuit operation mode. And by controlling only the interrupt enable register (IE) when in priority circuit stop mode, multi-level interrupt processing can be executed to make interrupt processing much easier than in conventional CPUs.

Employing the low-power consumption feature of C-MOS devices, these CPUs are designed to operate in a number of "CPU power down" modes. In idle mode the IDL bit in the power control register (PCON) is set to "1" to halt CPU operations while the oscillator continues to run. In soft power down mode the PD bit in the power control register is set to "1" to halt CPU operations as well as the oscillator. And in hard power down mode where the HPD bit in the power control register is set in advance to "1", CPU operations and the oscillator are stopped if the HPDI pin (P3.5) power failure detect signal level is changed from "1" to "0". CPU power down modes can be cancelled by resetting the CPU via reset pin and restarting execution from address 0, by restarting execution from the relevant interrupt address, or by resuming

execution from the next address after the stop address where CPU power down mode was activated.

Each of the quasi-bidirectional ports 1, 2, and 3 can be set independently as high impedance input ports. And the 10 k Ω pull-up resistance for these input ports can be isolated from the power supply (Vcc), leaving only the 100 k Ω pull-up resistance and thereby enabling the quasi-bidirectional ports to be driven by devices with low drive capacity. Furthermore, the outputs of ports, 0, 1, 2, and 3 can be switched to floating status during CPU power down modes (PD, HPD).

Three built-in 16-bit timer/counters capable of operating in a wide range of modes enable the CPUs to be used in many different ways. And since timer/counters 0 and 1 can be operated by external clock during CPU power down modes (PD, HPD) where the oscillator is stopped, these two counters can also be used in cancelling CPU power down modes.

UART based serial communication can be executed at any baud rate by carry signal from timer/counter 1 or timer/counter 2.

If an overrun or framing error is generated during data reception, the SERR bit in the I/O control register is set. And by testing this SERR bit, the accuracy of the data can be checked quite easily to ensure correct serial communication.

As can be seen, these CPUs are equipped with a very comprehensive range of functions. Also note that EASE80C51mkII is available for use as the program development support system for these CPUs.

Equipped with the MSM85C154E dedicated evachip, EASE80C51mkII is capable of program area mapping, realtime tracing, generating breaks according to accumulator contents, and various other functions designed for accurate and efficient support of program development of these CPUs.

With this great line-up of functions and with EASE80C51mkII capable of developing programs in a very short time, MSM80C154S/MSM83C154S/MSM85C154HVS give a highly integrated high performance solution.

1.2 MSM80C154S/MSM83C154S Features

- Full static circuitry
- Internal program memory (ROM) 16384 words × 8 bits (MSM83C154S)
- External program memory (ROM) Connectable up to 64K bytes
- Internal data memory (RAM) 256 words × 8 bits
- External data memory (RAM) Connectable up to 64K bytes
- Four sets of working registers (R0 thru $R7 \times 4$)
- Stack
- Free use of 256-word \times 8-bit internal data memory area
- Four input/output ports (8-bit \times 4)
- Serial ports (UART operation)
- Six types of interrupts
 - (1) Two external interrupts
 - (2) Three timer interrupts
 - (3) One serial port interrupt
 - * Priority allocated interrupt processing
 - * Multi-level interrupt processing by software management
- CPU power down function
 - (1) Idle mode: CPU stopped while oscillation continued.
 - (Software setting)
 - (2) PD mode: CPU and oscillation all stopped. (Software setting) (Setting I/O ports to floating status possible)
 - (3) HPD mode: CPU and oscillation all stopped. (Hardware setting)
 - (Setting I/O ports to floating status possible)
- CPU power down mode cancellation
 - (1) Execution commenced from address 0 by CPU resetting.
 (IDLE, PD, and HPD mode cancellation)
 * RESET pin is used
 - (2) Execution from interrupt address by interrupt request, or execution resumed from next address after the stop address. (IDLE and PD mode cancellation)
 - * External, timer, and serial port interrupts
- I/O control registers (0F8H)
 - bo: Port 0, 1, 2, and 3 floating setting (PD, HPD)
 - b1: Port 1 high impedance input port setting
 - b2: Port 2 high impedance input port setting
 - b3: Port 3 high impedance input port setting
 - b4: Port 1, 2, and 3 pull-up resistance switching (10 k Ω pull-up resistance switch off to leave only 100 k Ω)
 - b5: Serial port reception error detector bit
 - b6: 32-bit timer mode setting (TL0+TH0+TL1+TH1)

- Timer/counters (three 16-bit timer/counters)
 - (1) 8-bit timer with 5-bit prescalar
 - (2) 16-bit timer
 - (3) 8-bit timer with 8-bit auto-reloader
 - (4) 8-bit separate timer
 - (5) 16-bit timer with 16-bit auto-reloader
 - (6) 16-bit capture timer
 - (7) 16-bit baud rate generator timer
 - (8) 32-bit timer
- Wide operating temperature range -40 to +85°C
- Wide operating voltage range
 - (1) When operating: Vcc=+2.2 to 6V (varies according to frequency)
 - (2) When stopped:
 - VCC=+2 to +6V (PD or HPD mode)
- Instruction execution cycle
 - (1) 2-byte 1-machine cycle instructions
 - (2) Multiplication/division instructions
- Direct initialization of ports 0, 1, 2, and 3 by input of reset signal even if oscillator have been stopped.
 - (All ports output "1".)
- High noise margin (with Schmitt trigger input for each I/O)
- 40-pin plastic DIP/44-pin plastic flat package/44-pin plastic PLCC/44/pin plastic TQFP
- Software compatibility with MSM80C31F and MSM80C51F

1.3 Additional Features in MSM80C154S/MSM83C154S/MSM85C154HVS

In addition to the basic operations of MSM80C31F/MSM80C51F, the MSM80C154S/ MSM83C154S/MSM85C154HVS devices also include the following functions.

- ROM capacity increased from 4K bytes to 16K bytes
- RAM capacity increased from 128 bytes to 256 bytes
- An additional timer counter 2
- An additional timer interrupt 2
- An additional 8-bit timer 2 control register (T2CON 0C8H)
- An additional 8-bit I/O control register (IOCON 0F8H)
- Addition of two bits (bit 5, PT2 and bit 7, PCT) to the priority register (IP 0B8H)
- Addition of one bit (bit 5, ET2) to the interrupt enable register (IE 0A8H)

• Addition of two bits (bit 5, RPD and bit 6, HPD) to the power control register (PCON 87H) Addition of these extra functions has further increased the performance and widen the range of application of these CPU devices.

2. SYSTEM CONFIGURATION

2. SYSTEM CONFIGURATION



2.1 MSM80C154S/MSM83C154S/MSM85C154HVS Logic Symbols

Figure 2-1 MSM80C154S/83C154S/85C154HVS logic symbols

2.2 MSM80C154S/MSM83C154S pin layouts





MSM80C154SRS/MSM83C154SRS





Figure 2-2 MSM80C154S/MSM83C154S pin layout (top view)

Applicable Packages

40-Pin Plastic DIP (DIP40-P-600-2.54)	MSM80C154S RS MSM83C154S-XXX RS
44-Pin Plastic QFJ (QFJ44-P-S650-1.27)	MSM80C154S JS MSM83C154S-XXX JS
44-Pin Plastic QFP (DFP44-P-910-0.80-2K)	MSM80C154S GS-2K MSM83C154S-XXX GS-2K
44-Pin Plastic TQFP (TQFP44-P-1010-0.80-K)	MSM80C154S TS-K MSM83C154S-XXX TS-K
40-Pin Ceramic Piggy Back (ADIP40-C-600-2.54)	MSM85C154HVS

2.2.1 MSM80C154S/MSM83C154S external dimensions

MSM80C154SRS/MSM83C154SRS

40-pin Plastic DIP (DIP40-P-600-2.54)



MSM80C154SGS/MSM83C154SGS





MSM80C154SJS/MSM83C154SJS



Figure 2-3 MSM80C154S/MSM83C154S external dimensions



16

2.2.2 MSM85C154HVS pin layout and external dimensions



- * The MSM85C154HVS pin layout of bottom side is the same as the pin layout for MSM83C154SRS.
- * The 27C64/128 device should be used for EPROM.





Figure 2-4 MSM85C154HVS pin layout and external dimensions

W2W80C12t2/83C12t2/82C12tHA2

2.3 MSM80C154S Block Diagram



Figure 2-5 MSM80C154S block diagram

2.4 MSM83C154S Block Diagram



Figure 2-6 MSM83C154S block diagram





Figure 2-7 MSM85C154HVS block diagram

2.6 Timing and Control

2.6.1 Outline of MSM80C154S/MSM83C154S timing

The MSM80C154S/MSM83C154S devices are both equipped with a built-in oscillation inverter (see Figure 2-8) for use in the generation of clock pulses by external crystal or ceramic resonator. These clock pulses are passed to the timing counter and control circuits where the basic timing and control signals required for internal control purposes are generated. The basic timing consists of state 1 (S1) thru state 6 (S6) (see Figure 2-9) where each state cycle is based on two XTAL1·2 fundamental clock pulses. The interval from S1 thru S6 forms a single machine cycle with a total of 12 fundamental clock pulses. 1-byte 1-machine cycle and 2-byte 1-machine cycle instructions are fetched into the instruction register during M1·S1, decoded during M1·S2, and executed during M1·S3 thru M1·S6. The second byte is fetched during M1·S3 thru M2·S6. The second and third bytes are fetched during M1·S2, and executed during M1·S1, decoded during M1·S3, thru M2·S6. The second and third bytes are fetched during M1·S4, M2·S1, or M2·S4. The number of clocks used is 24. 1-byte 4-machine cycle instructions are involved in multiplication and division operations where 48 clocks are used.



Figure 2-8 Oscillator, timing counter, and control stage block diagram



Figure 2-9 MSM80C154S/MSM83C154S fundamental timing

2.6.2 Major synchronizing signals

(1) ALE (Address Latch Enable)

The ALE signal is used as a clock signal where the address signals 0 thru 7 output from CPU port 0 can be latched externally when external program or external data memory (RAM) is used.

Although two ALE signal outputs are obtained in a single machine cycle during normal operations, no output is obtained during output of the RD/WR signal when an external memory instruction (MOVX.....) is executed.

(2) **PSEN** (Program Store Enable)

The $\overrightarrow{\text{PSEN}}$ output signal is generated during execution of an external program. The output is obtained when an instruction or data is fetched.

The PSEN signal is valid when at "0" level, and external program data is enabled when in this valid state.

Although two $\overrightarrow{\text{PSEN}}$ signal outputs are obtained in a single machine cycle during normal operations, no output is obtained during output of the $\overrightarrow{\text{RD}/\text{WR}}$ signal when an external data memory instruction (MOVX......) is executed.

(3) \overline{WR} (Write Strobe)

The $\overline{\text{WR}}$ output signal is obtained when an external data memory instruction (MOVX @ Rr, A or MOVX @ DPTR, A) is executed.

CPU port 0 output data is written in the external RAM when the \overline{WR} signal is at "0" level.

(4) RD (Read Strobe)

The $\overline{\text{RD}}$ output signal is obtained when an external data memory instruction (MOVX A, @ Rr or MOVX A, @ DPTR) is executed.

The external RAM is enabled and output data is passed to CPU port 0 when the $\overline{\text{RD}}$ signal is at "0" level.

2.6.3 MSM80C154S fundamental operation time charts



(1) External program memory read cycle timing chart

Figure 2-10 MSM80C154S external program memory read cycle timing chart



(2) MOVX A, @Rr

Figure 2-11 MSM80C154S MOVX A, @Rr execution

(3) MOVX @Rr, A



Figure 2-12 MSM80C154S MOVX @Rr, A execution



(4) MOVX A, @DPTR

Figure 2-13 MSM80C154S MOVX A, @DPTR execution

(5) MOVX @DPTR, A



Figure 2-14 MSM80C154S MOVX @DPTR, A execution



(6) MOV direct, PORT [0, 1, 2, 3] execution

Figure 2-15 MSM80C154S MOV direct, PORT[0, 1, 2, 3] execution



2.6.4 MSM83C154S fundamental operation time charts





Figure 2-17 MSM83C154S MOVX @Rr, A execution

(3) MOVX A, @DPTR



Figure 2-18 MSM83C154S MOVX A, @DPTR execution



Figure 2-19 MSM83C154S MOVX @DPTR, A execution



(5) MOV direct, PORT [0, 1, 2, 3] execution

Figure 2-20 MSM83C154S MOV direct, PORT[0, 1, 2, 3] execution
2.7 Instruction Register (IR) and Instruction Decoder (PLA)

MSM80C154S/MSM83C154S operations are based on an instruction code address method. Hence, in addition to the instruction code instruction register (IR) and instruction decoder (PLA), these devices also include an instruction register (AIR) and register manipulation decoder (PLA) for data addresses and bit addresses.

Operation codes are passed to the IR, and data and bit addresses are passed to the AIR. CPU control signals are formed at the respective PLA for each instruction register, thereby activating the CPU. The block diagram is outlined in Figure 2-21.



Figure 2-21 IR and PLA block diagram

2.8 Arithmetic Operation Section

- (1) Outline
 - The MSM80C154S/MSM83C154S arithmetic operation section consists of
 - (1) an arithmetic operation instruction decoder, and
 - (2) an arithmetic and logic unit [ALU].
- (2) Arithmetic operation instruction decoder: Arithmetic operation instructions are passed to the instruction register (IR) and then to the PLA where they are converted into control signals. The control signals from the PLA are used to control ALU peripheral circuits and ALU arithmetic operations (ADD, AND, OR, EOR).
- (3) Arithmetic and logic unit [ALU]:

Upon reception of 8-bit data from one or two data sources the ALU processes that data in accordance with control signals from the PLA. The ALU is capable of executing the following processes:

- Additions and subtractions with and without carry
- Increments (+1) and decrements (-1)
- Bit complements
- · Rotations (either direction with and without carry)
- BCD (decimal adjust)
- Carry, auxiliary carry, and overflow signal output
- Multiplications and divisions
- Bit detection
- Exchange of low and high order nibbles
- Logical AND, logical OR, and exclusive OR

If a bit-3 auxiliary carry (AC), a bit-7 carry (CY), or an overflow (OV) is generated as a result of the arithmetic operation executed by the ALU, that result is set in the program status word (PSW 0D0H).

PSW(0D0H)



Figure 2-22 Program status word

2.9 Program Counter

The MSM80C154S/MSM83C154S program counter has a 16-bit configuration PC0 thru PC15, as shown in Figure 2-23.



Figure 2-23 MSM80C154S/MSM83C154S program ounter

This program counter is a binary up-counter which is incremented by 1 each time one byte of instruction code is fetched. When the program counter is counted by 1 after counter contents have reached 0FFFFH, the counter is returned to 0000H. MSM83C154S is automatically switched to external ROM mode when the counter contents exceed 3FFFH.

2.10 Program Memory and External Data Memory

2.10.1 MSM80C154S/MSM83C154S program area and external ROM connections

Since MSM80C154S/MSM83C154S are equipped with a 16-bit program counter, these devices can execute programs of up to 64K bytes (including both internal and external programs).

Since the MSM80C154S is not equipped with an internal program ROM, however, only external instructions are executed. MSM83C154S, on the other hand, is equipped with a 16K byte program ROM which enables it to execute internal instructions from address 0 thru address 16383. External instructions are executed when the address is greater than 16383. The program area is outlined in Figure 2-24, and a diagram of ROM connections made when external instructions are executed is shown in Figure 2-25.



Figure 2-24 MSM80C154S/MSM83C154S program area



Figure 2-25 MSM80C154S/MSM83C154S external ROM connection diagram

2.10.2 Procedures and circuit connections used when external data memory (RAM) is accessed by data pointer (DPTR)

The MSM80C154S/MSM83C154S can be connected to an external 64K word \times 8-bit data memory (RAM) when accessing the memory by data pointer (DPTR).

The data pointer (DPTR) consists of DPL and DPH registers. The DPL register contents serve as addresses 0 thru 7 of the external data memory, and the DPH register contents serve as addresses 8 thru 15.

The MOVX @DPTR, A instruction is used when accumulator contents are transferred to an external data memory, and the MOVX A, @DPTR instruction is used when external data memory contents are transferred to the accumulator. The external data memory connection diagram is shown in Figure 2-26 and the external data memory access time chart is shown in Figure 2-27.

When the data pointer indirect external memory instruction is executed, the CPU passes the DPL register contents to port 0, and the port 0 contents are latched externally by ALE signal. Data stored in the latch serves as the lower order addresses 0 thru 7 of the external data memory (RAM), and the DPH register contents passed to port 2 serve as the higher order addresses 8 thru 15 for addressing of the external data memory.

The $\overline{\text{WR}}$ or $\overline{\text{RD}}$ external data memory control signal is subsequently generated by the CPU to enable transfer of data between port 0 and the external data memory.



Figure 2-26 Connection circuit for external data memory addressed by DPTR



SYSTEM CONFIGURATION

Figure 2-27 DPTR external data memory access timing

2.10.3 Procedures and circuit connections used when external data memory (RAM) is accessed by registers R0 and R1

The MSM80C154S/MSM83C154S can be connected to an external 256 word \times 8-bit data memory (RAM) when addressing the memory according to the contents of registers R0 and R1 in the internal data memory (RAM).

The MOVX @Rr, A instruction is used when accumulator contents are transferred to an external data memory, and the MOVX A, @Rr instruction is used when external data memory contents are transferred to the accumulator. The external data memory connection diagram is shown in Figure 2-28 and the external data memory access time chart is shown in Figure 2-29.

When the indirect register external memory instruction is executed, the CPU passes the R0 or R1 register contents to port 0, and the port 0 contents are latched externally by the ALE signal. Data stored in the latch serves as the addresses 0 thru 7 of the external data memory. The WR or RD external data memory control signal is subsequently generated by the CPU to enable transfer of data between port 0 and the external data memory.

However, if the port 2 latched data is used in addresses 8 thru 15 of the external data memory, the circuit connections are the same as when the data pointer (DPTR) is used, thereby enabling a 64K byte \times 8-bit data memory to be accessed.



SYSTEM CONFIGURATION



Figure 2-29 Register R0/R1 external data memory access timing

3. CONTROL

3. CONTROL

3.1 Oscillators: XTAL1 XTAL2

An oscillator is formed by connecting a crystal or ceramic resonator between the XTAL1 and XTAL2 pins of the MSM80C154S/MSM83C154S devices.

If an external clock is applied to XTAL1, the input should be at 50% duty and C-MOS level.



- * The capacity of the compensating capacitor depends on the crystal resonator.
- * The XTAL1.2 frequency depends on Vcc.

Figure 3-1 Crystal resonator connection diagram



* The capacity of the compensating capacitor depends on the ceramic resonator.

* The XTAL1.2 frequency depends on Vcc.





* Supply of 50% duty clock

Figure 3-3 External clock supply circuit

3.2 CPU Resetting

3.2.1 Outline

If a reset signal (kept at "1" level for at least 1µsec) is applied to the RESET pin when the correct voltage (in respect to the various specifications) is applied to the MSM80C154S/ MSM83C154S VCC pin, a reset signal is stored in the CPU even if the XTAL1.2 oscillators have been stopped.

The internally stored reset signal is used in direct initialization (setting to "1") of ports 0, 1, 2, and 3. All of the special function registers are then initialized (set to "0") two machine cycles after the XTAL1.2 oscillator commences regular operation.

When the reset is released, instruction execution is started in the third machine cycle if the reset signal is changed from "1" level to "0" level before the M1·S1 signal leading edge, and in the fifth machine cycle if the reset signal is changed from "1" to "0" after the leading edge. The reset circuit block diagram is shown in Figure 3-4, the reset start time charts in Figures 3-5 and 3-6, and the reset release time charts in Figures 3-7 and 3-8.



Figure 3-4 MSM80C154S/MSM83C154S reset circuit block diagram



Figure 3-5 Reset execution time chart (internal ROM mode)



Figure 3-6 Reset execution time chart (external ROM mode)



Figure 3-7 Reset release time chart (internal ROM mode)



Figure 3-8 Reset release time chart (external ROM mode)

CONTROL

3.2.2 Reset Schmitt trigger circuit

The Schmitt trigger circuit connected to the RESET pin shown in the MSM80C154S/ MSM-83C154S reset circuit block diagram in Figure 3-4 operates in the following way when the Vcc power supply voltage is +5V.

If the voltage of the reset signal applied to the RESET pin exceeds 3V when the level of that signal is changed from "0" to "1", the Schmitt trigger output level is changed from "0" to "1", and the reset signal is set in the CPU reset control circuit, resulting in the reset operation being started by the CPU.

The CPU reset state is released when the "1" level on the RESET pin is changed to "0". An input signal level below 1.5V is regarded as "0" level, and the Schmitt trigger output level is changed from "1" to "0". When the reset signal is changed to "0" level, the CPU reset control circuit is ready for reset release. The Schmitt trigger circuit operation time chart for changes in the reset input voltage is outlined in Figure 3-9.



Figure 3-9 Reset Schmitt trigger gate detector time chart

3.2.3 CPU internal status by reset

When a reset signal is applied to the CPU with normal voltage applied to the MSM80C154S/ MSM83C154S Vcc power supply pin, ports 0, 1, 2, and 3 are set to "1" (input mode) even if XTAL1-2 oscillation has been stopped. The output status of the ALE and PSEN pins also becomes "1". The CPU is then reset after normal XTAL1-2 oscillation has resumed. The internal CPU status when the CPU is reset is shown in Table 3-1.

Register Name	Register Reset Status			
PC	0000H			
SP	07H			
IP	40H(0 × 000000)			
IE	40H(0 × 000000)			
PCON	10H(000 × 0000)			
PSW, DPH, DPL, A, B				
SCON, TCON, TMOD]			
T2CON, IOCON, TL0	00H			
TL1, TL2, TH0, TH1				
TH2, RCAP2L, RCAP2H				
P1, P2, P3	*0FFH(input port)			
P0	*0FFH(floating)			
SBUF	Undefined			
INTERNAL RAM	Underined			
ALE, PSEN	*"1" OUT			

Table 3-1 MSM80C154S/MSM83C154S reset internal status

* Denotes direct resetting even if XTAL1.2 has stopped.

3.3 EA (CPU Memory Separate)

3.3.1 Outline

The function of the \overline{EA} pin is to determine whether a CPU internal program memory (ROM) instruction or an external program instruction is to be executed.

(1) Internal ROM mode

If the \overline{EA} pin is connected to Vcc and a "1" reset signal is applied to the RESET pin to reset the CPU, an internal program memory (ROM) is executed from address 0. (MSM83C154S, MSM85C154HVS)

(2) External ROM mode If the EA pin is connected to Vss and a "1" reset signal is applied to the RESET pin to reset the CPU, an external program memory is executed from address 0.

4. INTERNAL SPECIFICATIONS

4. INTERNAL SPECIFICATIONS

4.1 Internal Data Memory (RAM) and Special Function Registers

4.1.1 Outline

MSM80C154S/MSM83C154S operation is based on an instruction code address method where operations are specified in an instruction code (OP) section, and the data memory (RAM) and special function registers (ACC, B, TCON, P0......) are specified directly by part of the instruction code and the second or third byte of data following that instruction code. According to this instruction code address method, all eight bits of data in the data memory and special function register may be specified, or one bit of data memory and one bit of data in the special function register may be specified. Direct designation of all eight bits of data is called data addressing, and direct designation of one bit of data is called bit addressing.

Since these CPU devices specify data memory (RAM) and special function register contents by the above method, specific addresses are assigned to the respective CPU data memory (RAM) and special function registers (ACC, B, TCON, P0,). Data addresses consist of eight bits, and range from 00 to 0FFH in binary (which correspond to 0 thru 255 in decimal). All data memory (RAM) and special function registers (ACC, B, TCON, P0,) exist in these 256 locations.

The data memory contains 256 bytes. The data memory between addresses 00 thru 7FH can be specified directly by data address, and the data memory from address 80H to 0FFH can be specified by indirect register instruction where R0 or R1 contents are set to 80H thru 0FFH. Note that the entire data memory (RAM) from 00 thru 0FFH can be specified by indirect register instruction.

Special function registers are located between addresses 80H thru 0FFH, and can also be specified directly by data address. Bit addresses consist of eight bits, the manipulation bits being specified by the three lower order bits and the data memory (RAM) or special function register (ACC, B, TCON, P0,) by the five higher order bits. Data memory between addresses 20 thru 2FH can be specified by bit addressing. Other areas cannot be specified by bit designation.

The special function registers which can be specified by bit address are P0, P1, P2, P3, TCON, SCON, IE, IP, T2CON, PSW, ACC, B, and IOCON, a total of 13 registers. The data memory (RAM) and special function register address space layout is shown in Figure 4-1.



Figure 4-1 Data memory and special function register layout

4.2 Internal Data Memory (RAM)

4.2.1 Internal data memory (RAM)

The storage capacity of the MSM80C154S/MSM83C154S data memory is 256 words \times 8 bits. The layout diagram is shown in Figure 4-2.

The data memory can be accessed (R/W) in four different ways - direct register designation, indirect register designation, data addressing, and bit addressing.

Four banks of registers group (R0 thru $R7 \times 4$) exist within the data memory address range from 00 to 1FH. Banks are specified by RS0 and RS1 data combinations within the PSW. The data memory address range from 20 to 2FH is an area where bit addressing is possible. One bit of data can be manipulated directly by bit manipulation instructions.

The data memory address range from 00 to 7FH is an area where data addressing is possible. 8-bit data manipulations can be handled directly by data address manipulation instructions. The data memory address range from 80H to 0FFH is an area where data addressing is not possible. To manipulate data in this data memory area, the contents of register R0 or R1 are set in 80H thru 0FFH, then an indirect register instruction is used. (Indirect register instructions can be used to specify the entire data memory from address 00 to 0FFH.) In addition to data storage in the CPU, the data memory is used as the place for saving stack

data. This stack data storage area is addressed by a stack pointer (SP 81H).

Since the stack pointer can be set any desired value by software, the data memory can be used as stack from any data memory address. Note that 07H data is set automatically in the stack pointer when the CPU is reset.

0FFH		ι	ISEI	R DA	٩ΤΑ	RA	M		255			
80H 7FH			_					128 127				
30H		ι	ISEI	R DA	٩ΤΑ	RA	M	48				
2FH	7F	7E	7D	7C	7B	7A	79	78	40			
2EH	77	76	75	74	73	72	71	70	46			
2DH	6F	6E	6D	6C	6B	6A	69	68	45			(D
2CH	67	66	65	64	63	62	61	60	44			REGISTER 0, 1 INDIRECT ADDRESSING
2BH	5F	5E	5D	5C	5B	5A	59	58	43			СШ СШ СШ СШ
2AH	57	56	55	54	53	52	51	50	42	0	Q	DDR
29H	4F	4E	4D	4C	4B	4A	49	48	41	ADDRESSING	DATA ADDRESSING	TAI
28H	47	46	45	44	43	42	41	40	40	SES.	RE	SEC.
27H	3F	3E	3D	3C	3B	ЗA	39	38	39	Ğ	AD D	
26H	37	36	35	34	33	32	31	30	38	BIT A	TA /	-
25H	2F	2E	2D	2C	2B	2A	29	28	37	B	DA	RO
24H	27	26	25	24	23	22	21	20	36			STE
23H	1F	1E	1D	1C	1B	1A	19	18	35	DN NG		ЭШ
22H	17	16	15	14	13	12	11	10	34	SS		R
21H	0F	0E	0D	0C	0B	0A	09	08	33	DIRECT ADDRESSING		
20H	07	06	05	04	03	02	01	00	32 /) q		
1FH				BAN	NK 3			31				
18H 17H				27 (1				24 23	DIR			
10H		BANK 2								0~7		
0FH									16 15	≥¤ U		
08H				BAI	VK 1				8	REGISTER		
07H				BAN	NK C)			7	В В С		
00H								0 /	, Ľ			

I Igule 4-2 INAM layout ulagraffi	Figure 4-2	RAM layout diagram	
-----------------------------------	------------	--------------------	--

4.2.2 Internal data memory registers R0 thru R7

Four banks of registers group exist in the data memory (RAM) between memory addresses 00 thru 1FH. Banks are specified by RS0 and RS1 bit combinations within the program status word (PSW). Note that the register area R0 thru R7 can also be used as normal data memory. The PSW table is shown in Table 4-1, and the data memory register bank layout in Figure 4-3.

Bit	7	6	5	4	3	2	1	0
Flag	CY	AC	F0	RS1	RS0	OV	F1	Р
Set				•	•			

Table 4-1	Program	status	word	(PSW)
	riogram	้อเฉเนอ	word	(1 011)

OFF	255	D7	D6	D5	D4	D3	D2	D1	D0	Σ			
		ι	JSEI	r da	٩ΤΑ	RAN	1			RAM			
							-			- -			
										DATA			
30	48	D7	D6	D5	D4	D3	D2	D1	D0	8			
2F	47	D7	D6	D5	D4	D3	D2	D1	D0	X			
			BIT A	ADDF	RESS	SING	-			STACK		RS1	RS0
20	32	D7	D6	D5	D4	D3	D2	D1	D0	ပ်		K31	K30
1F	31	D7	D6	D5	D4	D3	D2	D1	D0	R7			
			\sim	//							BANK 3	1	1
18	24	D7	D6	D5	D4	D3	D2	D1	D0	R0			
17	23	D7	D6	D5	D4	D3	D2	D1	DO	R7			
			\sim								BANK 2	4	0
\leq				//							DAINK 2	1	0
10	16	D7	D6	D5	D4	D3	<u>D2</u>	D1	DO	R0			
0F	15	D7	D6	D5	D4	D3	D2	D1	D0	R7			
				//		\square					BANK 1	0	1
08	8	D7	D6	D5	D4	D3	D2	D1	D0	R0			
07	7	D7	D6	D5	D4	D3	D2	D1	D0	R7			
06	6	<u>D7</u>	<u>D6</u>	<u>D5</u>	<u>D4</u>	D3	<u>D2</u>	<u>D1</u>	DO	R6			
05	5	D7	D6	D5	<u>D4</u>	D3 D3	<u>D2</u>		DO	R5			
04	4	D7 D7	D6 D6	D5 D5	D4 D4	D3	D2 D2	D1 D1	D0 D0	R4 R3	BANK 0	0	0
02	2	D7	D6	D5	D4	D3	D2 D2		D0	R2			
01	1	D7	D6	D5	D4	D3	D2	D1	D0	R1			
00	0	D7	D6	D5	D4	D3	D2	D1	D0	R0			

Figure 4-3 Internal data memory register bank layout

4.2.3 Stack

The stack data save (storage) area is in the internal data memory (RAM), and is specified by stack pointer (SP 81H).

Although 07H data is automatically set in the stack pointer when the CPU is reset, any desired data can be set by software to enable the data memory to be used as stack from any address. Two bytes of data memory are used when the stack is used by interrupt or CALL instruction, and a single byte of data memory is used when the PUSH instruction is used. The status where an interrupt is generated and the program counter contents are saved in the stack when the stack pointer contents are 7FH, and the status where accumulator contents are pushed during interrupt routine and are subsequently saved in the stack are shown in Table 4-2. The stack status up to completion of interrupt processing upon execution of POP and RETI instructions is also included.

Stock processing	Stack	RAM data bit								
Stack processing	pointer	7	6	5	4	3	2	1	0	
Before execution	7FH	D7	D6	D5	D4	D3	D2	D1	D0	
Interrupt process	80H	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	
(push PC)	81H	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	
PUSH process (ACC)	82H	A7	A6	A5	A4	A3	A2	A1	A0	
POP process (ACC)	82H	A7	A6	A5	A4	A3	A2	A1	A0	
	81H	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	
RETI process (pop PC)	80H	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	
After execution	7FH	D7	D6	D5	D4	D3	D2	D1	D0	

Table 4-2 Stack storage layout

4.3 Internal Data Memory (RAM) Operating Procedures

4.3.1 Internal data memory indirect addressing

Operation of the internal data memory indirect increment instruction is described here as an example. This instruction (INC @Rr) is a 1-byte 1-machine cycle instruction (see Figure 4-4). The indirect address register is specified by instruction code bit 0 data r where r denotes either register 0 or 1 in the register group specified by PSW RS0 and RS1 bank data. Register 0 is specified when the r data is 0, and register 1 is specified when the data is 1. When this instruction is executed, register data is read from the specified register 0 or 1, and the read out register data is written into the data pointer for the data memory.

The data memory contents specified by the data pointer are read by the CPU into a temporary register. Then a subsequent increment (+1) by the ALU is followed by a return to the data memory at the address where the data were read out. In this way, the contents of the data memory at the address specified by the contents of R0 or R1 are incremented.





4.3.2 Internal data memory register R0 thru R7 designation

Operation of the internal data memory register decrement instruction is described here as an example. This instruction (DEC Rr) is a 1-byte 1-machine cycle instruction (see Figure 4-5). Register R0 thru R7 is specified by r0, r1, and r2 data of instruction code bit 0, 1, and 2. The r0, r1, and r2 data is represented in binary code, r0 being the LSB, and r2 the MSB. The code is weighted 1, 2, and 4 from the LSB. Any one of the eight registers can be specified by combinations of this code. See Table 4-3 for the register designation combinations. When this instruction is executed, one of the registers R0 thru R7 from the register group specified by the PSW RS0 and RS1 bank data is specified. The contents of the specified register is read by the CPU into a temporary register. Then a subsequent decrement (-1) by the ALU is followed by a return to the register where the data were read out. In this way, the register contents specified by r0, r1, and r2 are decremented.



Figure 4-5	DEC	Rr	bit	arrangement
------------	-----	----	-----	-------------

Register name	r 2	r1	r 0
Register 0	0	0	0
Register 1	0	0	1
Register 2	0	1	0
Register 3	0	1	1
Register 4	1	0	0
Register 5	1	0	1
Register 6	1	1	0
Register 7	1	1	1

Table 4-3 Register designation table

4.3.3 Internal data memory 1-bit data designation

In the MSM80C154S/MSM83C154S, 1-bit data manipulations (test, reset, set, complement, transfer) can be executed directly between internal data memory addresses 20 thru 2FH by bit manipulation instructions. The operation of a bit reset instruction is described below as an example.

This instruction (CLR bit address) is a 2-byte 2-machine cycle instruction (see Figure 4-6). The instruction code is indicated in byte 1, and the data memory address and bit designation are indicated in byte 2. The manipulation bit is specified by the b0, b1, and b2 data in bits 0, 1, and 2 of byte 2. The b0, b1, and b2 portion is expressed in binary code which is weighted 1, 2, and 4. Combinations of this code enable any one of eight bits to be specified. The bit designation combinations are listed in able 4-4.

The data memory is addressed by bits b3, b4, b5, b6 and b7 of byte 2 with b7 being "0". These bits can be expressed in binary by 0 thru 0FH, and a total of 16 designations of the data memory are possible.

When data memory addresses are specified, the data memory bit manipulation start address 20H is added to the b3, b4, b5, and b6 binary data to obtain the data memory address.

The data memory contents specified by the above method are read by the CPU into a temporary register, the specified bit data is reset to "0" by the ALU, and the CPU returns the result to the data memory where the data were read. One bit of specified data memory is thus reset to "0".



Figure 4-6 CLR bit address bit arrangement

Bit name	b2	b1	bo
Bit 0	0	0	0
Bit 1	0	0	1
Bit 2	0	1	0
Bit 3	0	1	1
Bit 4	1	0	0
Bit 5	1	0	1
Bit 6	1	1	0
Bit 7	1	1	1

Table 4-4 Bit designation table

Table 4-5 Addressing combination table

	b7	b6	b5	b4	bз	RAM a	ddress
0	0	0	0	0	0	20H	32
1	0	0	0	0	1	21H	33
2	0	0	0	1	0	22H	34
3	0	0	0	1	1	23H	35
4	0	0	1	0	0	24H	36
5	0	0	1	0	1	25H	37
6	0	0	1	1	0	26H	38
7	0	0	1	1	1	27H	39
8	0	1	0	0	0	28H	40
9	0	1	0	0	1	29H	41
Α	0	1	0	1	0	2AH	42
В	0	1	0	1	1	2BH	43
С	0	1	1	0	0	2CH	44
D	0	1	1	0	1	2DH	45
E	0	1	1	1	0	2EH	46
F	0	1	1	1	1	2FH	47

4.4 Special Function Registers (TCON, SCON,.... ACC, B)

4.4.1 Outline

As can be seen from the configuration shown in Table 4-6, the MSM80C154S/MSM83C154S special function registers consist of 27 8-bit registers.

Special function registers can be accessed (R/W) by either data addressing or bit addressing. All 27 registers can be specified by data addressing. 13 registers (P0, P1, P2, P3, TCON, T2CON, SCON, IE, IP, PSW, ACC, B, and IOCON) can be specified by bit addressing. If a register which does not exist at the data address is accessed when a special function register is used, the read data becomes 0FFH. And when data is written, none of the registers in the CPU are effected at all. Note, however, that since a jump is always executed when a bit test instruction which results in a relative jump at data condition "1" is executed, make sure that no instruction is executed for a register which does not exist.
Register				Bit ad	dress				Data address
name	b7	b6	b5	b4	bз	b2	b1	b0	Data address
IOCON	FF	FE	FD	FC	FB	FA	F9	F8	0F8H(248)
В	F7	F6	F5	F4	F3	F2	F1	F0	0F0H(240)
ACC	E7	E6	E5	E4	E3	E2	E1	E0	0E0H(224)
PSW	D7	D6	D5	D4	D3	D2	D1	D0	0D0H(208)
TH2									0CDH(205)
TL2									0CCH(204)
RCAP2H									0CBH(203)
RCAP2L									0CAH(202)
T2CON	CF	CE	CD	CC	СВ	CA	C9	C8	0C8H(200)
IP	BF	BE	BD	BC	BB	BA	B9	B8	0B8H(184)
P3	B7	B6	B5	B4	B3	B2	B1	B0	0B0H(176)
IE	AF	AE	AD	AC	AB	AA	A9	A8	0A8H(168)
P2	A7	A6	A5	A4	A3	A2	A1	A0	0A0H(160)
SBUF									99H(153)
SCON	9F	9E	9D	9C	9B	9A	99	98	98H(152)
P1	97	96	95	94	93	92	91	90	90H(144)
TH1									8DH(141)
TH0									8CH(140)
TL1									8BH(139)
TL0									8AH(138)
TMOD									89H(137)
TCON	8F	8E	8D	8C	8B	8A	89	88	88H(136)
PCON									87H(135)
DPH									83H(131)
DPL									82H(130)
SP									81H(129)
P0	87	86	85	84	83	82	81	80	80H(128)

Table 4-6 List of special function registers

4.4.2 Special function registers

4.4.2.1 Timer mode register (TMOD)

News	A	MSB							LSB		
Name	Address	7	6	5	4	3	2	1	0		
TMOD	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO		
Bit location	Flag				Fun	ction					
TMOD.0	MO	M1 M0	Timer/c	ounter 0	mode se	etting					
		0 0	8-bit tim	er/count	er with 5	-bit prese	calar				
		0 1	16-bit ti	mer/cour	nter						
TMOD.1	M1	1 0	8-bit tim	er/count	er with 8	-bit auto	reloadin	g			
		1 1	I		-	ed into TL					
			and TH	0 (8-bit) 1	imer/cou	Inter. TF) is set b	y TL0 ca	arry,		
				1 is set b	•	•					
TMOD.2	C/T					gnation c					
			XTAL1·2 divided by 12 clock is the input applied to timer/counter 0 when C/\overline{T} ="0".								
		when C/T="0".									
		The external clock applied to the T0 pin is the input applied to timer/counter 0 when $C/\overline{T}="1"$.									
TMOD.3	GATE					f TCON (•	,		
						of timer/			•		
						ts countir	-				
				-		al are "1"	, and sto	ps coun	ting		
	MO			nanged t		441. m m					
TMOD.4	MO	+		ounter 1		-bit prese					
		+	L	mer/count		-bit prese					
TMOD.5	M1	+	L			-bit auto	reloadin				
TWOD.5		+	\vdash			n stoppe		9			
TMOD.6	C/T				-	nation c					
Thiob.o	0/1					e input a			ounter 1		
		when C		,		ompara					
				ck applie	d to the	T1 pin is	the inpu	t applied	l to		
				when C/1	_						
TMOD.7	GATE					f TCON i	s used to	o control	the		
						counting.					
			-			arts coun	ting whe	en both tl	ne TR1		
		bit of TCON and INT1 pin input signal are "1", and stops counting									
				nanged t	-				-		

4.4.2.2 Power control register (PCON)

News	A status a s	MSB LSB										
Name	Address	7	6	5	4	3	2	1	0			
PCON	87H	SMOD	HPD	RPD	—	GF1	GF0	PD	IDL			
Bit location	Flag				Fun	ction						
PCON.0	IDL	IDLE m	ode set v	when this	s bit is se	t to "1". (CPU ope	rations a	ire			
		stopped	when ID	DLE mod	e is set,	but XTAI	_1·2, time	er/counte	ers 0, 1,			
		and 2, t	ne interr	upt circui	ts, and s	erial por	t remain	active. II	DLE			
		mode is	cancelle	ed when	the CPU	is reset	or when	an interr	upt is			
		generat										
PCON.1	PD		PD mode set when this bit is set to "1". CPU operations and									
			XTAL1.2 are stopped when PD mode is set. PD mode is cancelled									
	0=0	-	when the CPU is reset or when an interrupt is generated.									
PCON.2	GF0		User flag. Testing this flag when IDLE mode is cancelled by an interrupt shows whether the interrupt is a normal interrupt or an									
			IDLE mode release interrupt.									
PCON.3	GF1											
PCON.3	GFT		User flag. Testing this flag when PD mode is cancelled by an									
		interrupt shows whether the interrupt is a normal interrupt or a PD mode release interrupt.										
PCON.4					data is "	1" if the	bit is rea	d				
PCON.5	RPD						wer dow		(IDI F			
			-	ipt signal		0. 0 po			(
		-	-			celled by	/ interrup	ot signal i	if			
						-	able regi	-				
		bit is "0"				-	-	-				
		If the int	errupt fla	ag is set	to "1" by	an interi	upt requ	est signa	al when			
		this bit i	s "1" (ev	en if inte	rrupt is d	isabled),	the prog	gram is e	xecuted			
		from the	e next ad	dress of	the powe	er down	mode se	tting inst	ruction.			
		The flag	is reset	to "0" by	softwar	e.						
PCON.6	HPD	The har	d power	down se	tting mo	de is ena	bled whe	en this bi	t is set			
		to "1".										
				•		•	al applie		HPDI			
		pin (pin 3.5) is changed from "1" to "0" when this bit is "1",										
					opped an	d the sys	stem is p	ut into ha	ard			
	01/05	-	own mo		! !							
PCON.7	SMOD			-			or 3, this					
			-		-	-	on clock		-			
		1/2 when the bit is "0" for delayed processing. And when the bit is "1", the serial port operation clock is normal for faster processing.										
		I, the	senai po	n operat	IOU CIOCK	is norm	ariorias	ter proce	essing.			

4.4.2.3 Timer control register (TCON)

Nome	A daha a a	MSB LSB									
Name	Address	7	6	5	4	3	2	1	0		
TCON	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
Bit location	Flag				Fund	ction					
TCON.0	IT0	Externa	l interrup	ot 0 signa	al used in	level de	tect mod	le when t	his bit		
		is "0", a	nd in trig	ger dete	ct mode	when "1'	-				
TCON.1	IE0	Interrup	t request	t flag for	external	interrupt	0.				
		Bit is rea	set autor	natically	when int	errupt is	serviced	l.			
		Bit can	be set ar	nd reset l	by softwa	are when	IT0="1".				
TCON.2	IT1	Externa	l interrup	ot 1 signa	al used in	level de	tect mod	le when t	his bit		
		is "0",and in trigger detect mode when "1".									
TCON.3	IE1	Interrupt request flag for external interrupt 1.									
		Bit is reset automatically when interrupt is serviced.									
		Bit can I	be set ar	nd reset l	oy softwa	are when	IT1="1".				
TCON.4	TR0	Countin	g start a	nd stop c	control bi	t for time	r/counte	r 0.			
		Timer/c	ounter 0	starts co	ounting w	hen this	bit is "1",	, and sto	ps		
			g when "								
TCON.5	TF0	Interrup	t request	t flag for	timer inte	errupt 0.					
		Bit is rea	set autor	natically	when int	errupt is	serviced	l. Bit is se	et to "1"		
		when ca	arry signa	al is gene	erated fro	om timer/	counter	0.			
TCON.6	TR1	Countin	g start a	nd stop o	control bi	t for time	r/counte	r 1.			
		Timer/c	Timer/counter 1 starts counting when this bit is "1", and stops								
		· ·	g when "								
TCON.7	TF1		•	•	timer inte						
		Bit is re	set autor	natically	when int	errupt is	serviced	l. Bit is se	et to "1"		
		when carry signal is generated from timer/counter 1.									

4.4.2.4 Serial port control register (SCON)

News	A	MSB							LSB		
Name	Address	7	6	5	4	3	2	1	0		
SCON	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI		
Bit location	Flag				Fun	ction					
SCON.0	RI	"End of	serial po	ort recept	ion" inter	rupt requ	uest flag.	This flag	g must		
		be rese	t by softv	vare duri	ng interr	upt servio	ce routin	e.			
		This flag	g is set a	fter the e	eighth bit	of data h	nas been	receive	d when		
		in mode	e 0, or by	the STC	OP bit wh	en in any	/ other m	node. In r	node 2		
		or 3, ho	wever, F	l is not s	set if the	RB8 data	a is "0" w	ith SM2=	="1". RI		
		is set if	STOP bi	t is recei	ved whe	n SM2="	1" in moo	de 1.			
SCON.1	TI	"End of	serial po	ort transn	nission" i	nterrupt i	request f	lag. This	flag		
		must be	e reset by	/ softwar	e during	interrupt	service	routine. 7	This flag		
		is set af	ter the e	ighth bit	of data h	as been	sent whe	en in moo	de 0, or		
		after the last bit of data has been sent when in any other mode. The ninth bit of data received in mode 2 or 3 is passed to RB8.									
SCON.2	RB8	The nin	The ninth bit of data received in mode 2 or 3 is passed to RB8.								
		The ST	The STOP bit is applied to R88 if SM2="0" when in mode 1. RB8								
		cannot	be used	in mode	0.						
SCON.3	TB8	The TB	8 data is	sent as	the ninth	data bit	when in	mode 2 d	or 3.		
		Any des	sired data	a can be	set in TE	88 by sof	tware.				
SCON.4	REN			le contro							
			-	en REN							
		· ·			REN="1						
SCON.5	SM2				d data is				2 or 3,		
					gnal is no			-			
				-	ion" signa		he RI fla	g if the S	TOP bit		
		-			in mode	1.					
SCON.6	SM1	+	SM0 SM1 MODE								
		0 0 0 8-bit shift register I/O 0 1 1 8-bit UART variable baud rate									
	0	0	¦ 1	¦ 1	1						
SCON.7	SM0	1	0	2	i		XTAL1,	1/64 XT/	AL1		
			 	¦	baud ra						
		1	1	3	9-bit UA	RT varia	ble bau	d rate			

4.4.2.5 Interrupt enable register (IE)

Nome	A alalua a a	MSB LSB										
Name	Address	76543210EA—ET2ESET1EX1ET0EX0FunctionInterrupt control bit for external interrupt 0.Interrupt disabled when bit is "0".Interrupt enabled when bit is "1".Interrupt control bit for timer interrupt 0.Interrupt disabled when bit is "1".Interrupt control bit for timer interrupt 0.Interrupt enabled when bit is "0".Interrupt control bit for external interrupt 1.Interrupt disabled when bit is "1".Interrupt control bit for external interrupt 1.Interrupt disabled when bit is "0".Interrupt disabled when bit is "0".Interrupt control bit for timer interrupt 1.Interrupt disabled when bit is "0".Interrupt control bit for serial port.Interrupt disabled when bit is "0".Interrupt control bit for serial port.Interrupt disabled when bit is "0".Interrupt control bit for timer interrupt 2.Interrupt disabled when bit is "0".Interrupt disabled when										
IE	0A8H	EA	_	ET2	ES	ET1	EX1	ET0	EX0			
Bit location	Flag				Fund	ction						
IE.0	EX0	Interrup	t control	bit for ex	ternal in	terrupt 0.						
		Interrup	t disable	d when b	oit is "0".							
		Interrup	t enable	d when b	oit is "1".							
IE.1	ET0	Interrup	t control	bit for tin	ner interr	upt 0.						
		Interrup	t disable	d when b	oit is "0".							
		Interrup	t enable	d when b	oit is "1".							
IE.2	EX1	Interrup										
		Interrup	Interrupt disabled when bit is "0".									
IE.3	ET1	Interrup	t control	bit for tin	ner interr	upt 1 .						
		Interrup	t disable	d when b	oit is "0".							
		Interrup	t enable	d when b	oit is "1".							
IE.4	ES	Interrup	t control	bit for se	erial port.							
		Interrup	t disable	d when b	oit is "0".							
		Interrup	t enable	d when b	oit is "1".							
IE.5	ET2	Interrup	t control	bit for tin	ner interr	upt 2.						
		Interrup	t disable	d when b	oit is "0".							
		Interrup	t enable	d when b	oit is "1".							
IE.6	—	Reserved bit. The output data is "1" if the bit is read.										
IE.7	EA	Overall	interrupt	control b	oit.							
		All interi	upts are	disabled	d when b	it is "0".						
		All interrupts are enabled/disabled by IE.0 thru IE.5 when bit is "1".										

4.4.2.6 Interrupt priority register (IP)

Norse	A alalua a a	MSB LSB									
Name	Address	7	6	5	4	3	2	1	0		
IP	0B8H	PCT		PT2	PS	PT1	PX1	PT0	PX0		
Bit location	Flag				Fund	ction					
IP.0	PX0	Interrup	t priority	bit for ex	ternal in	terrupt 0					
		Priority	is assign	ed when	bit is "1'	'.					
IP.1	PT0	Interrup	Interrupt priority bit for timer interrupt 0.								
		Priority is assigned when bit is "1".									
IP.2	PX1	Interrup	Interrupt priority bit for external interrupt 1.								
		Priority	Priority is assigned when bit is " 1 ".								
IP.3	PT1	Interrup	t priority	bit for tin	ner interr	upt 1.					
		Priority	is assign	ed when	bit is "1'	' .					
IP.4	PS	Interrup	t priority	bit for se	rial port.						
		Priority	is assign	ed when	bit is "1'	'.					
IP.5	PT2	Interrup	t priority	bit for tin	ner interr	upt 2.					
		Priority	is assign	ed when	bit is "1'	'.					
IP.6		Reserve	ed bit. Th	e output	data is "	1" if the	bit is rea	d.			
IP.7	PCT	Priority	interrupt	circuit co	ontrol bit.						
		The price	ority regis	ster conte	ents are	valid and	I priority	assigned	ł		
		interrupts can be processed when this bit is "0". When the bit is									
		"1", the	priority i	nterrupt o	circuit is s	stopped,	and inte	rrupts ca	in only		
		be controlled by the interrupt enable register (IE).									

4.4.2.7 Program status word register (PSW)

		MSB							LSB	
Name	Address	7	6	5	4	3	2	1	0	
PSW	0D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	
Bit location	Flag				Fun	ction				
PSW.0	Р	Accumu	lator (AC	CC) parity	y indicate	or.				
		"1" whe	en the "1	" bit num	ber in th	e accum	ulator is a	an odd n	umber,	
		and "0"	when an	even nu	imber.					
PSW.1	F1	User fla	g which	may be s	set to "0"	or "1" as	desired	by the u	ser.	
PSW.2	OV	Overflow	v flag wh	nich is se	t if the ca	arry C6 fi	om bit 6	of the A	LU or	
		CY is "1	" as a re	sult of ar	n arithme	etic opera	ation. The	e flag is a	also set	
		to "1" if	the resu	tant proc	duct of a	multiplica	ation inst	truction (MUL	
		AB) is greater than 0FFH, but is reset to "0" if the product is less								
		than or equal to 0FFH.								
PSW.3	RS0	RAM register bank switch								
		RS	1	RS0	В	ANK		M ADDRI		
		0		0		0	C	00H – 07	Н	
PSW.4	RS1	0		1		1		98H – 0F		
		1		0		2	1	0H – 17	Н	
		1		1		3		8H – 1F		
PSW.5	F0		•		et to "0" o	or "1" as	desired b	by the us	er.	
PSW.6	AC	-	/ carry fl	0						
			•		•	-		n bit 3 of		
					-		operatio	on instruc	tion. In	
		all other cases, the flag is reset to "0".								
PSW.7	CY	Main carry flag.								
		This flag is set to "1" if a carry C7 is generated from bit 7 of the ALU as a result of executing an arithmetic operation instruction. In								
					•		operatio	on instruc	tion. In	
		all other	cases, f	he flag is	s reset to) "0".				

4.4.2.8 I/O control register (IOCON)

		MSB LSB								
Name	Address	7	6	5	4	3	2	1	0	
IOCON	0F8H	_	T32	SERR	IZC	P3HZ	P2HZ	P1HZ	ALF	
Bit location	Flag				Fun	ction				
IOCON.0	ALF	If CPU p	ower do	wn mode	e (PD, H	PD) is ac	tivated v	vith this b	oit set	
		to "1", tł	ne outpu	ts from p	orts 0, 1	, 2, and 3	3 are swi	tched to	floating	
		status.								
		When th	nis bit is	'0", ports	0, 1, 2,	and 3 are	e in outp	ut mode.		
IOCON.1	P1HZ	Port 1 becomes a high impedance input port when this bit is "1".								
IOCON.2	P2HZ	Port 2 becomes a high impedance input port when this bit is "1".								
IOCON.3	P3HZ	Port 3 becomes a high impedance input port when this bit is "1".								
IOCON.4	IZC	The 10	kohm pu	ll-up resi	stance fo	or ports 1	, 2, and	3 is swite	ched off	
		when th	is bit is "	1", leavin	g only th	e 100 ko	hm pull-ւ	up resista	ance.	
IOCON.5	SERR	Serial p	ort recep	tion erro	r flag.					
		This flag	g is set to	o "1" if ar	overrun	or frami	ng error	is genera	ated	
		when da	ata is rec	eived at	a serial p	oort. The	flag is re	eset by so	oftware.	
IOCON.6	T32	Timer/c	ounters () and 1 a	re conne	ected ser	ially to fo	orm a 32-	·bit	
		timer/co	unter wh	nen this b	it is set t	o "1". TF	1 of TCC	ON is set	if a	
		carry is generated in the 32-bit timer/counter.								
IOCON.7	_	The output data is "0" if the bit is read.								
		This bit	should n	ot be set	to "1".					

4.4.2.9 Timer 2 control register (T2CON)

Nome	Addroop	MSB							LSB		
Name	Address	7	6	5	4	3	2	1	0		
TMOD	0C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2		
Bit location	Flag				Fun	ction					
T2CON.0	CP/RL2	Capture	mode is	set whe	n TCLK+	RCLK="(0" and C	P/RL2 16	8-bit		
		auto rele	oad mod	e is set w	hen TCl	_K+RCL	K="0" and	d CP/RL2	2="0".		
		CP/RL2	is ignore	ed when	TCLK+R	CLK="1"					
T2CON.1	C/T2					nation c					
						XTAL1.	-				
		bit is "0'	', and the	e externa	l clock a	pplied to	the T2 p	oin is pas	sed to		
		timer/co	ounter 2 v	when the	bit is "1'						
T2CON.2	TR2			•		d stop co					
					ices coui	nting whe	en this bi	t is "1" a	nd		
		stops counting when "0".T2EX timer/counter 2 external control signal control bit. Input of the									
T2CON.3	EXEN2	C .									
		T2EX signal is disabled when this bit is "0", and enabled when "1".									
T2CON.4	TCLK	Serial port transmit circuit drive clock control bit. Timer/counter 2 is switched to baud rate generator mode when this									
						-					
						carry sigr					
						r, that the					
T2CON.5	RCLK				, ,	al in seria		oues i a	nu 3.		
12000.5	ROLK	· ·				ud rate g		mode w	hon this		
						carry sigr					
						, that the					
						al in seria			-		
T2CON.6	EXF2			external				0000 1 0	10.0.		
					-	X timer/	counter 2	2 externa	d		
						m "1" to					
			•		•						
		This flag serves as the timer interrupt 2 request signal. if an interrupt is generated, it must be reset to "0" by software.									
T2CON.7	TF2	Timer/counter 2 carry flag.									
					-	nal when	timer/co	ounter 2	is in 16-		
		bit auto	reload m	node or ir	n capture	e mode.					
		This flag	g serves	as the tir	mer inter	rupt 2 ree	quest sig	nal. if ar	n		
		interrup	t is gene	rated, it r	must be	reset to "	0" by so	ftware.			

4.5 Timer/Counters 0, 1 and 2

4.5.1 Outline

Timer/counters 0, 1 and 2 are all equipped with 16-bit binary up-counting and Read/Write functions, and can be operated independently.

All control of timer/counters 0 and 1 is handled by the timer control register (TCON 88H) and the timer mode register (TMOD 89H). And both timer/counters can be set independently to modes 0 thru 3 for a diversity of applications.

Timer/counters 0 and 1 can be operated by an external clock applied to the T0 and T1 pins (if external clock mode has been set) during soft power down mode (PD) and hard power down mode (HPD) where XTAL1.2 are stopped. Therefore, CPU power down mode can be cancelled by generating a timer/counter carry signal.

Timer/counter 2 can be fully controlled by timer 2 control register (T2CON 0C8H). There are three operational modes for a wide range of applications. Note that counting is stopped when XTAL1.2 are stopped.

4.5.2 Timer/counters 0 and 1

4.5.2.1 Outline

Timer/counters 0 and 1 are both equipped with a 16-bit binary counting function which can be operated independently.

All control of timer/counters 0 and 1 is handled by the timer control register (TCON) and the timer mode register (TMOD). And both timer/counters can be set independently to modes 0 thru 3 for a diversity of applications. The overall control circuit for timer/counters 0 and 1 is outlined in Figure 4-7 (excluding timer mode 3).

4.5.2.2 Timer/counter 0 and 1 counting control

Counting start and stop in timer/counters 0 and 1 is controlled by bit 4, TR0, and bit 6, TR1, in the timer control register (TCON 88H) as indicated in Table 4-7.

TR0 controls timer/counter 0, and TR1 controls timer/counter 1. Timer/counter operation is stopped when the bit data is "0", and enabled when "1".

	Tim	er 1	1 Tim					
Bit	7	6	5	4	3	2	1	0
Flag	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
Set		•		•				

Table 4-7 Timer control register (TCON 88H)



Figure 4-7 Overall clock input control circuit for timer/counters 0 and 1

4.5.2.3 Timer/counter 0 and 1 count clock designation

Designation of count clock inputs to timer/counters 0 and 1 is controlled by bit 2 and 6, C/\overline{T} , in the timer mode register (TMOD 89H).

Timer/counter 0 is controlled by bit 2, C/\overline{T} , and timer/counter 1 is controlled by bit 6, C/\overline{T} . The internal clock is passed to the timer/counter when the C/\overline{T} bit is "0". This internal clock is the result of dividing XTAL1.2 by 12. The S3 timing signal (see Figure 2-9) becomes the clock.

The external clock is applied to the timer/counter when the C/\overline{T} bit is "1". The external clock applied to the T0 pin serves as the timer/counter 0 input, while the external clock applied to the T1 pin serves as the timer/counter 1 input.

		Tim	er 1			Tim	er 0		
Bit	7	6	5	4	3	2	1	0	
Flag	GATE	C/T	M1	MO	GATE C/T M1 M				
Set		•				•			

Table 4-8 Timer mode register (TMOD 89H)

4.5.2.3.1 External clock detector circuit for timer/counters 0 and 1

The detector circuit shown in Figure 4-8 is inserted between the timer/counters and the external clock pin.

This detector circuit operates in the following way. When the external clock applied to the T0 and T1 pins is changed from "1" to "0" level, that clock is fetched by F/FI, and is then passed to F/F2 when the S5 timing signal appears. This F/F2 output is subsequently ANDed (logical product) with the S3 timing signal to form the timer/counter clock signal which then serves as the F/FI reset signal. The reset F/FI then waits for the next external clock. The "0" and "1" signal cycle widths of the respective external clocks applied to the T0 and T1 pins must have a minimum of period 12 times (12T) the XTAL1·2 oscillator clock cycle T. However, when the CPU is in PD mode or HPD mode the external clock applied to the T0 and T1 pins is input to timer/counters 0 and 1 directly. The operational time chart for this detector circuit is outlined in Figure 4-9.



Figure 4-8 T0 and T1 external clock detector circuit



Figure 4-9 Detector circuit operational time chart

4.5.2.4 Counting control of timer/counters 0 and 1 by INT pin

In addition to control by TR0 and TR1 bits of timer control register (TCON), timer/counter 0 and 1 counting start and stop can also be controlled by the signal level applied to the external interrupt pin in accordance with the GATE data values of bits 3 and 7 in the timer mode register (TMOD 89H) indicated in Table 4-9.

Timer/counter 0 is controlled by the bit 3, GATE bit. When the GATE bit is "0", counting is started and stopped only by TR0.

When the GATE bit is "1", counting in timer/counter 0 is enabled if the TR0 bit and INT0 pin input signal are both "1". Counting is subsequently stopped if either is changed to "0" level. Timer/counter 1 is controlled by the bit 7, GATE bit, the functional operation being the same as timer/counter 0. The GATE - INT timer/counter counting control circuit is outlined in Figure 4-10, and the control table is given in Table 4-10.

	Timer 1				Timer 0			
Bit	7	6	5	4	3	2	1	0
Flag	GATE	C/T	M1	MO	GATE	C/T	M1	MO
Set	•				•			

Table 4-9	Timer	mode	register	(TMOD	89H)
-----------	-------	------	----------	-------	------





		TIMER 0						
GATE	0	0	1	1	1			
TR0	0	1	0	1	1			
ĪNT0	×	×	0	0	1			
RUN		•			•			
STOP	•		•	•				

Table 4-10 GATE-INT-TR timer/counter control tables

		TIMER 1					
GATE	0	0	1	1	1		
TR1	0	1	0	1	1		
ĪNT1	×	×	0	0	1		
RUN		•			•		
STOP	•		•	•			

4.5.2.5 Timer/counters 0/1 timer modes

4.5.2.5.1 Outline

The timer/counter 0 and 1 timer modes are set by combinations of M0 and M1 bit data in the timer mode register (TMOD 89H) shown in Table 4-11. The timer modes which can be set are 0, 1, 2, and 3.

Timer/counter 0 modes are specified by M0 and M1 of bits 0 and 1, and timer/counter 1 modes are specified by M0 and M1 of bits 4 and 5.

	TIMER COUNTER 1				TIMER COUNTER 0			
Bit	7	6	5	4	3	2	1	0
Flag	GATE	C/T	M1	MO	GATE	C/T	M1	MO
Set			•	•			•	•

Table 4-11 Timer mode register (TMOD 89H)

4.5.2.5.2 Mode 0

M1	M0
0	0

In mode 0, timer/counters 0 and 1 both become 13-bit timer/counters by the circuit connection shown in Figures 4-11 and 4-12. TL0 and TL1 in timer/counters 0 and 1 serve as the counter for the five lower bits, and TH0 and TH1 serve as the counter for the eight upper bits. TF0 of TCON is set by the timer/counter 0 carry signal, and TF1 of TCON is set by the timer/counter 1 carry signal. Note that the timer/counter 1 carry signal can also be used as the serial port transmission/reception clock.

Although the three upper bits of TL0 and TL1 are operative, they are invalid as signals.









4.5.2.5.3 Mode 1

M1	M0
0	1

In mode 1, timer/counters 0 and 1 both become 16-bit timer/counters by the circuit connection shown in Figures 4-13 and 4-14.

TL0 and TL1 in timer/counters 0 and 1 serve as the counter for the eight lower bits, and TH0 and TH1 serve as the counter for the eight upper bits.

TL0 is set by the timer/counter 0 carry signal, and TF1 is set by the timer/counter 1 carry signal. Again note that the timer/counter 1 carry signal can also be used as the serial port transmission/reception clock.









4.5.2.5.4 Mode 2

M1	MO
1	0

In mode 2, timer/counters 0 and 1 both become 8-bit timer/counters with 8-bit auto reloader registers by the circuit connection shown in Figures 4-15 and 4-16. TH0 and TH1 in timer/ counters 0 and 1 serve as the 8-bit auto reloader section, and TL0 and TL1 serve as the timer/ counter section.

If a carry signal is generated by the 8-bit timer/counter TL0 and TL1, the respective auto reloader register data is preset into the timer/counter, and counting proceeds from the preset value.

TF0 is set by the timer/counter 0 carry signal, and TF1 is set by the timer/counter 1 carry signal. Note that the timer/counter 1 carry signal can also be used as the serial port transmission/reception clock.





4.5.2.5.5 Mode 3

M1	M0
1	1

In mode 3, timer/counter 0 TL0 and TH0 become independent 8-bit timer/counters by the circuit connection shown in Figure 4-17. Timer/counter 1 does not operate when mode 3 is set. The TL0 8-bit timer/counter is controlled in the same way as the regular timer/counter 0, TF0 being set if a carry signal is generated by TL0.

The TH0 8-bit timer/counter is controlled only by TR1, and the control only covers count starting and stopping. TF1 is set by a carry signal generated by TH0.

When timer/counter 0 is set to mode 3, timer/counter 1 can operate in modes 0, 1, or 2, and be used by the serial port clock. Control of timer/counter 1 count starting and stopping in this case is handled between operating mode and mode 3. If mode 3 is set, the timer/counter 1 counting operation is stopped.



Figure 4-17 Timer/counter 0 mode 3

4.5.2.5.6 32-bit timer mode

When "1" is set in bit 6 (T32) of the I/O control register (IOCON 0F8H), timer/counters 0 and 1 are connected serially as indicated in Figure 4-18 to become a 32-bit timer/counter.

This 32-bit timer/counter is started by the following procedure. First, "0" is set in TR0, TR1, TF0, and TF1 of the timer control register (TCON 88H) to stop the timer/counter and reset the timer flag.

Next timer/counter preset data values are set in timer/counters 0 and 1, and a counter clock designation is set in bit 2 (C/\overline{T}) of the timer mode register (TMOD 89H).

If "1" is then set in bit 6 (T32) of the 1/0 control register (IOCON 0F8H) after completing the above procedure, the 32-bit timer/counter is established and counting is commenced. This 32-bit timer/counter is especially useful in cancelling CPU power down mode. (See power down mode cancellation.)



Figure 4-18 32-bit timer/counter

4.5.2.5.7 Caution about use of timer counters 0 and 1

Since the internal clock stops operation during soft power down mode (PD), the auto-reload operation is not executed if timer/counters 0 and 1 are set to mode 2 or mode 3.

If the power down mode is to be cancelled by the timer, timer/counters 0 and 1 must be set to mode 0 or mode 1.

When timers 0 and 1 are set to external clock mode, the external clock is taken in as shown in Figure 4-19 and the power down mode can be cancelled through the overflow of the timer. If the external interrupt occurs when the T0 or T1 pin goes to "1" level and the soft power down mode (PD) is cancelled, the gate output (A) changes from "1" level to "0" level and the counter is incremented by 1.

In addition, "Q" of F/F1 is set on the trailing edge of T0 or T1.

Thus, the counter is incremented by additional 1.

The same event occurs not only by the external interrupt but also by the overflow of the timer. This is because the overflow signal of the timer is made up of the timer count value "FF" and the clock input signal "AND". Therefore, the timer interrupt occurs when the T0 or T1 pin goes to "1" level, and the power down mode is cancelled and the counter is incremented by additional 1.

In cancelling the soft power down mode with the external interrupt, if the timer is set to external clock mode, the T0 or T1 pin must be set to "0" level. If the T0 or T1 pin is at "1" level or if the power down mode is cancelled by the overflow of the timer, the timer must be reset or the counter must be decremented by 1.



Figure 4-19 T0, T1 external clock detector circuit

4.5.2.5.8 Caution about use of timer counters 0 and 1 when setting software power down mode

When setting sofware power down mode, if the value of a timer counter by which a timer interrupt is set is immediately before overflow, the software power down mode can not be set.

(Example)

Timer 0 is in mode 1 of external clock. Content of timer 0 is "FF". Interrupt by timer 0 is enabled. TO pin is "1".

If the above conditions all are established, the sofware power down mode cannot be set. This is because the AND output, shown as (A) of Fig. 4-19, becomes "1" when the software power down mode is set and timer interrupt is generated.

In this case, set the software power down mode after setting the TO pin to "0".

4.5.3 Timer/counter 2

4.5.3.1 Outline

Timer/counter 2 is equipped with 16-bit binary counting and Read/Write functions. This timer/ counter is controlled entirely by timer 2 control register (T2CON 0C8H).

The operating modes are 16-bit auto reload mode, capture mode, and baud rate generator mode. Modes are specified by T2CON RCLK, TCLK, and CP/RL2 bits combinations. The internal or external clock applied to the timer/counter 2 is specified by the $C/\overline{T2}$ bit. And starting and stopping of timer/counter 2 counting is controlled by the TR2 bit. Note that timer/ counter 2 counting is stopped in CPU power down mode where XTAL1.2 are stopped.

4.5.3.2 Timer 2 control register (T2CON)

The timer 2 control register (T2CON 0C8H) consists of the timer/counter 2 control bits, timer 2 internal flag (TF2), and timer 2 external flag (EXF2). The T2CON contents are outlined in Table 4-12.

Bit		7	6	5	4	3	2	1	0		
Flag	3	TF2	EXF2 RCLK TCLK EXEN2 TR2 C/					$C/\overline{T2}$	CP/RL2		
CP/RL2	 Capture mode is set when TCLK+RCLK=0 and CP/RL2=1. The timer/counter 2 contents are passed to the capture register (RCAP2L/RCAP2H) when the level o the signal applied to the T2EX pin (bit 1 of port 1) is changed from "1" to "0" with EXEN2-1. 16-bit auto reload mode is set when TCLK+RCLK=0 and CP/RL2=0. The CP/ 										
							K=0 and 0	JP/RL2=0	. The CP/		
C/T2	:	Timer/cou									
TR2	:	Timer/cou	unter 2 co	•				nd enabled	d when "1"		
EXEN2	:	The T2EX	Timer/counter 2 operation is stopped when this bit is "0", and enabled when "1" The T2EX pin control bit. The signal applied to the T2EX pin is invalid when this bit is "0", and valid when "1".								
TCLK	:	Serial por is set to 10 activates	Serial port transmit clock control bit. When this bit is set to "1", timer/counter 2 s set to 16-bit auto reload operation mode, and the timer/counter 2 carry signal activates the serial port transmit circuit. This clock is only valid when serial port mode 1 or 3 has been set.								
RCLK	:		6-bit auto the serial	reload ope port recei	eration mo ve circuit.	ode, and th	ne timer/co	ounter 2 ca	/counter 2 arry signal		

Table 4-12 Timer 2 control register (T2CON 0C8H)

- EXF2 : Timer/counter 2 external flag bit which is set when the T2EX pin level (bit 1 of port 1) is changed from "1" to "0" at EXEN2=1. This flag serves as the timer interrupt 2 request signal. When an interrupt is generated, this flag must be reset to "0" by software.
- TF2 : Timer/counter 2 internal flag bit which is set when a carry signal is generated by timer/counter 2 in 16-bit auto reload mode or capture mode. This flag serves as the timer interrupt 2 request signal. When an interrupt is generated, this flag must be reset to "0" by software.

4.5.3.3 Timer/counter 2 operation modes

Timer/counter 2 operation modes are set by combinations of the CP/RL2, TCLK, and RCLK bits in timer 2 control register (T2CON 0C8H) shown in Table 4-13. The timer modes are listed in Table 4-14.

Bit	7	6	5	4	3	2	1	0
Flag	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
Set			•	•				•

Table 4-13 Timer 2 control register (T2CON 0C8H)

Table 4-14 Timer/counter 2 modes

RCLK	TCLK	CP/RL2	TR2	Mode
0	0	0	1	16-bit auto reload
0	0	1	1	16-bit capture
RCLK +	TCLK = 1	×	1	Baud rate generator
×	×	×	0	All operations stopped

4.5.3.3.1 16-bit auto reload mode

16-bit auto reload mode is set by making the circuit connection shown in Figure 4-20 by setting RCLK=0, TCLK=0, and CP/RL2=0 as the bit conditions in timer 2 control register (T2CON). Timer/counter 2 operates in the following way when 16-bit auto reload mode is set. When a timer/counter 2 carry signal is generated, or when the signal applied to the T2EX pin (bit 1 of port 1) is changed from level "1" to "0", the reload data in the RCAP2L and RCAP2H registers is preset in L2 and TH2 of timer/counter 2. The timer/counter thus starts counting from this preset value.

The timer/counter 2 carry signal is set in internal timer flag 2 (TF2), and the T2EX change is set in external timer flag 2 (EXF2). The TF2 and EXF2 serve as the timer interrupt 2 request signals with an interrupt call being made to address 43 (2BH) if the timer interrupt 2 has been enabled. If an interrupt routine is commenced, the TF2 and EXF2 flags must be reset to "0" by software.



Figure 4-20 Timer/counter 2 16-bit auto reload mode circuit

4.5.3.3.2 16-bit capture mode

The 16-bit capture mode is set by making the connections shown in Figure 4-21 with the following timer 2 control register (T2CON) bit conditions, viz. RCLK=0, TCLK=0, and CP/ $\overline{RL2}$ =1.

Timer/counter 2 operates in the following way when 16-bit capture mode is set. When the signal applied to the T2EX pin (bit 1 of port 1) is changed from level "1" to "0", the TL2 and TH2 count contents of timer/counter 2 are stored into capture registers RCAP2L and RCAP2H. The T2EX signal change is set in external timer flag 2 (EXF2) at this time, and a carry signal from timer/counter 2 is set in internal timer flag 2 (TF2). The EXF2 and TF2 serve as the timer interrupt 2 request signals with an interrupt call being made to address 43 (2BH) if timer interrupt 2 has been enabled. If an interrupt routine is commenced, the EXF2 and TF2 flags must be reset to "0" by software.



Figure 4-21 Timer/counter 2 16-bit capture mode circuit

4.5.3.3.3 16-bit baud rate generator mode

The 16-bit baud rate generator mode is set by making the connections shown in Figure 4-22 with the following timer 2 control register (T2CON) bit conditions, viz. PCI = K + TCI = K - 1

RCLK+TCLK=1.

Timer/counter 2 commences to operate in the following way when 16-bit baud rate generator mode is set.

Timer/counter 2 is put into 16-bit auto reload mode. When timer/counter 2 generates a carry signal, the reload data in the RCAP2L and RCAP2H registers is preset in the timer/counter 2 TL2 and TH2 and the timer/counter commences to count from that preset value. The carry signal is passed to a serial port.

The timer/counter 2 carry signal activates the serial port receive circuit when RCLK 1, and activates the transmit circuit when TCLK=1. Note, however, that the serial port can use these clocks only when the serial port is in mode 1 and 3.

When in this mode, the timer/counter 2 carry signal is not set in internal timer flag 2 (TF2). But since the change in level (from "1" to "0") of the signal applied to the T2EX pin (bit 1 of port 1) is set in external timer flag 2, the T2EX pin can be used for ordinary external interrupt input pin. If an interrupt routine is commenced, the EXF2 flag must be reset to "0" by software. Since timer/counter 2 is operated at 1/2 of the XTAL1.2 clock if the internal clock is used in this mode, only undefined data will be read from the timer/counter 2 TL2 and TH2 by software. Correct data, however, is read from the RCAP2L and RCAP2H registers.



Figure 4-22 Timer/counter 2 baud rate generator mode circuit

4.5.3.4 Timer/counter 2 detector circuit

4.5.3.4.1 T2 (timer/counter 2 external clock detector)

The T2 detector circuit block diagram is shown in Figure 4-23. Operation of this circuit is outlined below. When the level of the signal applied to T2 (bit 0 of port 1) is changed from "1" to "0", output of F/FI becomes "1". This output signal is then passed to F/F2 at S5 timing and F/F2 output also becomes "1". The T2 signal change passed to F/F2 is synchronized with the S3 timing signal to become the external clock for timer/counter 2. At the same time, F/F1 is reset and waits for the next external clock input. Note that the "0" and "1" level cycle times of the external clock signal applied to the T2 pin must be at least 12 times (12T) the XTAL1-2 oscillator clock cycle time T.



Figure 4-23 Timer/counter 2 external clock detector circuit

4.5.3.4.2 T2EX (timer/counter 2 external flag input detector)

T2EX detector circuit block diagram is shown in Figure 4-24. Operation of this circuit is outlined below. When the level of the signal applied to T2EX (bit 1 of port 1) is changed from "1" to "0", output of F/F1 becomes "1". This output signal is then passed to F/F2 at S2 timing and F/F2 output also becomes "1". The T2EX signal change passed to F/F2 Q is synchronized with the S4 timing signal to become the T2EX signal for timer/counter 2. At the same time, F/FI is reset and waits for the next T2EX input. Note that the "0" and "1" level cycle times of the external clock signal applied to the T2EX pin must be at least 12 times (12T) the XTAL1-2 oscillator clock cycle time T.



Figure 4-24 Timer/counter 2 T2EX detector circuit

4.5.3.5 Timer/counter carry signal detector circuit

The detector circuit shown in Figure 4-25 is inserted between the MSM80C154S/MSM83C154S timer/counter carry output and the timer flag. The purpose of this detector is to prevent timer flags being set by the timer carry signal during execution of OR, AND, EOR, RESET bit, SET bit, or MOV bit instruction on the contents of the timer control register (TCON), and thereby prevent loss of timer flags by manipulated data by the time execution of instruction has been completed. Hence, even if a timer carry signal is generated during execution of an instruction, that flag will not be set while the instruction is still being executed. The flag is set at $\overline{M2}$ ·S1 during execution of the next instruction. If a timer carry is generated during M1 thru M3 when executing a 4-machine cycle instruction, the timer flag is set during M3 or M4. See Figure 4-26 for the time chart.

In case of driving the timer/counters 0 and 1 with the external clock in the power down mode (PD, HPD), timer/counters 0 and 1 contents are incremented by falling edge of the external clock. However, after counting the maximum value of timer/counters 0 and 1, carry signals are generated and timer flags are set when the external clock level changes from "0" to "1".



Figure 4-25 Timer/counter detector circuit





4.6 Serial Port

4.6.1 Outline

MSM80C154S/MSM83C154S is equipped with a serial port which can be used in I/O extension and UART (Universal Asynchronous Receiver/Transmitter) applications.

I/O extension mode

• Input and output of 8-bit serial data synchronized with the MSM80C154S/MSM83C154S output clock.

UART mode

- Independent transmitter and receiver circuits for full duplex communication.
- Double buffer in receiver circuit to provide a 1-frame time margin in processing received data.
- Selection of 10-bit and 11-bit frame lengths.
- Easier baud rate selection than in MSM80C31F/MSM80C51F
- Setting of different baud rates for transmitting and receiving possible Multi-processor system applications possible in 11-bit frame mode Framing and overrun error detect function

See Figure 4-27 for serial port block diagram.



Figure 4-27 Serial port

4.6.2 Special function registers for serial port

4.6.2.1 SCON (Serial Port Control Register)

SCON is an 8-bit special function register consisting of control bits for specifying serial port operation modes and enabling/disabling data reception, storage bits for the ninth data bit transmitted and received during 11-bit frame UART mode, and the serial port status flag. In addition to specifying SCON by data address 98H, each bit can be specified by bit addresses.

The functions of each SCON bit are listed in Table 4-15, and the functions of each operational mode specified by SCON are indicated in Table 4-16.
Table 4-15 SCON

Bit	Symbol	Function
0	RI	"End of reception" flag. This is the interrupt request flag set by
		hardware when reception of one frame has been completed. The
		interrupt is generated by ORing with the T1 flag. Since the flag
		cannot be cleared by hardware, it must be cleared by software.
1	TI	"End of transmission" flag. This is the interrupt request flag set by
		hardware when transmission of one frame has been completed.
		The interrupt is generated by ORing with the RI flag.
		Since the flag cannot be cleared by hardware, it must be cleared
		by software.
2	RB8	Storage of the 9th bit of the data received during 11-bit frame
		UART mode (mode 2 or 3). When in 10-bit frame UART mode
		(mode 1), the stop bit is stored.
3	TB8	Storage of the 9th bit of the data to be sent during 11-bit frame
		UART mode (mode 2 or 3).
4	REN	Receive enable bit. Reception is not activated if REN is not set
5	SM2	If SM2 is set when in 11-bit frame UART mode (mode 2 or 3) and
		the 9th bit of the received data is "1", the received data is accepted
		and loaded into SBUF and RB8, and the RI flag is set. If the 9th bit
		of the received data is "0", on the other hand, the received data is
		disregarded and the SBUF, RB8, and RI flags remain unchanged.
		This function is used to enable communication between
		processors in multi-processor systems.
		If SM2 is set when in 10-bit frame UART mode (mode 1) and the
		normal stop bit cannot be received (stop bit "0"), the received data
		is disregarded, and the SBUF, RB8, and RI flags remain
		unchanged. When SM2="0", however, the sent data is received
		irrespective of the "0"/"1" status of the stop bit.
		SM2 must be cleared when in I/O extension mode (mode 0).
6	SM1	Used in setting serial port operation mode. See Table 4-16.
7	SM0	Used in setting serial port operation mode. See Table 4-16.

SM0	SM1	Mode	Function	Baud rate		
0	0	0	I/O extension	1/12 Fosc		
0	1	1	10-bit frame UART	Vareable		
1	0	2	11-bit frame UART	1/32 Fosc or 1/64 Fosc		
1	1	3	11-bit frame UART	Vareable		

Table 4-16 Serial port operation modes

Note: Fosc denotes frequency of fundamental oscillator (XTAL1.2).

4.6.2.2 SBUF (serial port buffer register)

SBUF is an 8-bit special function register used to store transmitting and receiving data. Although the SBUF is specified by the same data address 99H for both writing and reading, physically separate registers are specified. That is, the sending circuit SBUF is specified by instructions where SBUF is used as a destination operand, and the receiving circuit SBUF is specified by instructions where SBUF is used as a source operand.

4.6.2.3 TCLK

TCLK controls selection of the baud rate clock source for the transmitting circuit when in mode 1 or 3.

The timer/counter 2 overflow becomes the transmitting circuit baud rate clock source when TCLK is set in mode 1 or 3. And the timer/counter 1 overflow becomes the transmitting circuit baud rate clock source if TCLK is cleared.

TCLK has no effect on the baud rate clock source when in mode 0 or 2. TCLK is located at bit 4 of T2CON (timer/counter 2 control register) specified by data address 0C8H. This bit can also be specified by bit address 0CCH.

4.6.2.4 RCLK

RCLK controls selection of the baud rate clock source for the receiving circuit when in mode 1 or 3.

The timer/counter 2 overflow becomes the receiving circuit baud rate clock source when RCLK is set in mode 1 or 3. And the timer/counter 1 overflow becomes the receiving circuit baud rate clock source if RCLK is cleared.

RCLK has no effect on the baud rate clock source when in mode 0 or 2. RCLK is located at bit 5 of T2CON (timer/counter 2 control register) specified by data address 0C8H. This bit can also be specified by bit address 0CDH.

4.6.2.5 SMOD

SMOD controls the division of the baud rate clock source when the serial port is in UART mode (mode 1, 2, or 3).

If SMOD is cleared when in mode 1 or 3, the timer/counter 1 overflow frequency divided by 2 becomes the baud rate clock source. And if SMOD is set, the timer/counter 1 overflow becomes the baud rate clock source.

When TCLK is set in mode 1 or 3, however, and timer/counter 2 is the baud rate clock source for the transmitting circuit, SMOD has no effect on the transmitting baud rate. And if RCLK has been set, timer/counter 2 becomes the baud rate source for the receiving circuit, and SMOD has no effect on the receiving baud rate.

If SMOD is cleared in mode 2, 1/2 OSC (oscillator frequency divided by 2) divided by 2 becomes the baud rate clock source. And if SMOD is set, 1/2 OSC becomes the baud rate clock source.

SMOD is located at bit 7 of PCON (power control register) specified by data address 87H. Designation by bit address is not possible.

See Table 4-17 for the corresponding baud rate clock sources for TCLK, RCLK, and SMOD.

Mode	TCLK or RCLK	SMOD	Baud rate colck source
0	Х	X	MSM83C154S fundamental timing
	0	0	T/C1 overflow divided by 2
1	0	1	T/C1 overflow
	1	X	T/C2 overflow
2	Х	0	1/2 OSC divided by 2
2	Х	1	1/2 OSC
	0	0	T/C1 overflow divided by 2
3	0	1	T/C1 overflow
	1	X	T/C2 overflow

Table 4-17 Corresponding baud rate clock sources for TCLK, RCLK, and SMOD

Note: X : Don't care

T/C1 : Timer/counter1

T/C2 : Timer/counter2

1/2 OSC : Oscillator frequency (XTAL1•2) divided by 2

4.6.2.6 SERR

SERR is the status flag set when a framing error or overrun error is generated during UART mode (mode 1, 2, or 3).

Framing error:

The SERR flag is set when no stop bit is detected in UART mode. Framing error is detected irrespective of the data reception conditions set by SM2.

Overrun error:

The SERR flag is also set when the next data is ready to be transferred from the input shift register to the SBUF which is already full in UART mode. Note that an overrun error is only detected when the data reception conditions set by SM2 have been satisfied. Although the SERR flag is set by hardware when a framing or overrun error is generated, it is not an interrupt request flag. The flag must be checked by software to determine whether it has been set or not. The flag must also be cleared by software. Since the SERR flag is set by the logical OR of framing and overrun errors, it is not possible to determine whether the error is a framing or overrun error simply by checking the flag.

SERR is located at bit 5 of IOCON (I/O control register) specified by data address 0F8H. This bit can also be specified by bit address 0FDH.

4.6.3 Operating modes

4.6.3.1 Mode 0

4.6.3.1.1 Outline

Mode 0 is the I/O extension mode where input and output of 8-bit data via RXD (P3.0) is synchronized with the output clock from TXD (P3.1).

The baud rate in mode 0 is fixed to 1/12th of the fundamental oscillator (XTAL1·2) frequency to enable the serial port to operate synchronized with the basic MSM80C154S/MSM83C154S timing.

A block diagram of the mode 0 serial port is shown in Figure 4-28, the operational timing chart is shown in Figure 4-29, and the serial port operation timing in relation to the basic MSM80C154S/MSM83C154S timing is shown in Figure 4-30.

4.6.3.1.2 Mode 0 baud rate

In mode 0, the baud rate is determined by the following equation to synchronize operations with the basic MSM80C154S/MSM83C154S timing.

$$\mathsf{B} = \mathsf{FOSC} \times \frac{1}{12}$$

where B is baud rate, and FOSC is the fundamental (XTAL1.2) frequency.

4.6.3.1.3 Mode 0 transmit operation

Data output is commenced by writing data in SBUF.

The SBUF data is obtained sequentially from RXD about one machine cycle after completion of the SBUF data writing instruction, the LSB appearing first.

Two states after commencing the LSB output, output of the TXD synchronized clock is commenced. This synchronized clock is at level "0" from the latter half of S3 thru to the first half of S6, and at "1" level from the latter half of S6 thru to the first half of S3. The transmit circuit is initialized immediately following completion of output of the MSB, and the TI flag is set at the first M1·S3 after that.

4.6.3.1.4 Mode 0 receive operation

Data input is commenced when REN="1" and R1="0" is achieved by an instruction used to set REN or by an instruction used to clear the RI flag (or by an instruction which does both simultaneously).

Output of the TXD synchronizing clock is commenced following nine states after REN="1" and R1="0" is attained. The synchronized clock is at level "0" from the latter half of S3 thru to the first half of S6, and at level "1" from the latter half of S6 thru to the first half of S3.

The RXD data is read sequentially into an input shift register in the serial port just before the synchronized clock is changed from "0" to "1".

When input of the 8-bit data is completed, loading of the input shift register data into SBUF (with the LSB at the beginning of the input data) occurs at the same time that receiving circuit is initialized. The RI flag is then set at the first M1·S3 after completion of input of the 8-bit data.



Figure 4-28 Serial port (mode 0)





Figure 4-30 Serial port (mode 0) timing and corresponding basic MSM80C154S/ MSM83C154S timing

4.6.3.2 Mode 1

4.6.3.2.1 Outline

Mode 1 is the 10-bit frame UART mode (with one start bit, eight data bits, and one stop bit) where the baud rate may be set to any value depending on the timer/counter 1 or timer/ counter 2 setting.

A block diagram of the serial port in mode 1 is shown in Figure 4-31, and the operational timing chart is given in Figure 4-32.

4.6.3.2.2 Mode 1 baud rate

The timer/counter 1 or timer/counter 2 overflow can be set as the baud rate clock source in mode 1 by independent TCLK and RCLK setting for the transmit and receive circuits. Where the baud rate is determined by the timer/counter 1 overflow, baud rate is determined by the overflow frequency and SMOD value according to the following equations.

$$B = fTC1 \times \frac{1}{2} \times \frac{1}{16}$$
 (SMOD=0)
$$B = fTC1 \times \frac{1}{16}$$
 (SMOD=1)

where B is the baud rate and fTC1 is the timer/counter 1 overflow frequency. When timer/counter 1 is used as a timer (internal clock) in auto reload mode (mode 2), the baud rate is determined by the following equations.

$$B = \text{fosc} \times \frac{1}{12} \times \frac{1}{256\text{-DTH1}} \times \frac{1}{2} \times \frac{1}{16} \quad \text{(SMOD=0)}$$
$$B = \text{fosc} \times \frac{1}{12} \times \frac{1}{256\text{-DTH1}} \times \frac{1}{16} \quad \text{(SMOD=1)}$$

where B is the baud rate, fosc the fundamental (XTAL1·2) frequency, and DTH1 the TH1 contents (expressed in decimal).

Where the timer/counter 2 overflow serves as the baud rate clock source, the baud rate is determined by the overflow frequency irrespective of the SMOD value.

When timer/counter 2 is used as a counter (external clock), the baud rate is determined by the following equation.

 $\mathsf{B} = \mathsf{fT}_2 \times \frac{1}{65536\text{-}\mathsf{DRCAP2}} \times \frac{1}{16}$

where B is the baud rate, fT2 the frequency of the clock applied to the T2 pin, and DRCAP2 the contents of RCAP2L and RCAP2H (expressed in decimal).

Or if timer/counter 2 is used as a timer, the baud rate is determined in the following way.

$$\mathsf{B} = \mathsf{fOSC} \times \frac{1}{2} \times \frac{1}{65536\text{-}\mathsf{DRCAP2}} \times \frac{1}{16}$$

where B is the baud rate, fOSC the fundamental frequency (XTAL1.2), and DRCAP2 the contents of RCAP2L and RCAP2H (expressed in decimal).

4.6.3.2.3 Mode 1 transmit operation

The transmit basic clock (TXCLOCK in Figure 4-31) is obtained from the overflow of a hexadecimal free-run counter where the timer/counter 1 or timer/counter 2 overflow is used as the clock.

Transmission is commenced when transmit data is written in SBUF.

The start bit, the eight SBUF data bits (with the LSB first), and the stop bit are transmitted sequentially from TXD synchronized with the basic clock.

As soon as output of the eight data bits has been completed, the transmit circuit is initialized, and the T1 flag is set at the first M1.S3 after the completion of that output.

4.6.3.2.4 Mode 1 receive operation

The receive circuit timing is generated by a hexadecimal counter which uses the timer/ counter 1 or timer/counter 2 overflow as the clock, and the input data received from RXD is bit synchronized. That is, at the same time that reception is started following input of the start bit, the hexadecimal counter commences to count up, and with one complete round of the hexadecimal counter corresponding to one bit of received data, reception is continued by the receive circuit.

The RXD change from "1" to "0" is regarded as the beginning of the start bit for commencement of reception.

When this "1" to "0" RXD change is detected, the hexadecimal counter which had been stopped in reset status commences to count up. When the hexadecimal counter is in state 7, 8, and 9, the start bit is sampled, and is accepted as valid if at least two of the three sampled values are "0", thereby enabling data reception to continue. If two or three of the sampled values are "1", the start bit becomes invalid, and the receive circuit is initialized when the hexadecimal counter reaches state 10.

The reception data is sampled when the hexadecimal counter is in state 7, 8, and 9, and the more common value of the three sampled values is read sequentially as data into the input shift register.

If the hexadecimal counter is in state 10 during the period of the next bit (that is, the stop bit) after the eight bits of data have been received, and if the conditions stated below are satisfied, the input shift register data (the LSB being read first) is loaded into SBUF, and the sampled stop bit is read into RB8, thereby initializing the receive circuit. The RI flag is set at the first M1·S3 after that.

Conditions: (1) RI="0"

(2) SM2="0", or SM2="1" and sampled stop bit="0"

If the above conditions are not satisfied, the received data is disregarded, and the receive circuit is initialized without change to the SBUF, RB8, and RI flags.

Since the receive circuit is double buffered (input shift register and SBUF), processing of the previous receive data may be completed within the interval up to the stop bit period of the next frame.

4.6.3.2.5 Mode 1 UART error detection

If the following two conditions are satisfied when the hexadecimal counter is in state 10 during reception of the stop bit, it is assumed that new data is received before processing of the previously received data has been completed. Hence, an overrun error is generated, and the new data is lost. The SERR flag is set at the first M1·S3 after the hexadecimal counter has reached state 10. Note that the previous SBUF (R) data is preserved. Conditions: (1) RI="1"

(2) SM2="0", or SM2="1" and sampled stop bit="1"

And if the sampled stop bit is "0" when the hexadecimal counter is in state 10, it is assumed that correct frame synchronization has not been achieved. Hence, a framing error is detected, and the SERR flag is set at the first M1·S3 after that. Serial port reception is not effected by the UART error detector circuit detecting an overrun or framing error and only the status flag being set.



Figure 4-31 Serial port (mode 1)



4.6.3.3 Mode 2

4.6.3.3.1 Outline

Mode 2 is an 11-bit frame UART mode (with one start bit, eight data bits, one multipurpose data bit, and one stop bit) where the baud rate is 1/64th or 1/32nd of the fundamental oscillator (XTAL1.2) frequency.

A block diagram of the serial port in mode 2 is shown in Figure 4-33, and the operational timing chart is given in Figure 4-34.

4.6.3.3.2 Mode 2 baud rate

Since the fundamental oscillator frequency divided by two serves as the baud rate clock source in mode 2, the baud rate is determined by the SMOD value according to the following equations.

$$B = \text{fosc} \times \frac{1}{2} \times \frac{1}{2} \times \frac{1}{16} \quad (\text{SMOD=0})$$
$$B = \text{fosc} \times \frac{1}{2} \times \frac{1}{16} \quad (\text{SMOD=1})$$

where B is the baud rate and fOSC the fundamental oscillator (XTAL1.2) frequency.

4.6.3.3.3 Mode 2 transmit operation

The transmit basic clock (TXCLOCK in Figure 4-34) is obtained from a hexadecimal free-run counter overflow where the frequency of 1/2XTAL1.2 (fundamental oscillator frequency divided by 2) divided by 2 (when SMOD=0) or the 1/2XTAL1.2 frequency (when SMOD=1) is used as the clock.

Transmission is commenced when transmit data is written in SBUF. The start bit, the eight SBUF data bits (with the LSB first), TB8, and the stop bit are transmitted sequentially from the TXD synchronized with the basic clock.

As soon as the TB8 output has been completed, the transmit circuit is initialized, and the T1 flag is set at the first M1.S3 after the completion of that output.

4.6.3.3.4 Mode 2 receive operation

The receive circuit timing is generated by a hexadecimal counter overflow where the frequency of 1/2XTAL1·2 (fundamental oscillator frequency divided by 2) divided by 2 (when SMOD=0) or the 1/2XTAL1·2 frequency (when SMOD=1) is used as the clock, and the input data received from the RXD is bit synchronized. That is, at the same time that reception is started following input of the start bit, the hexadecimal counter commences to count up, and with one complete round of the hexadecimal counter corresponding to one bit of received data, reception is continued by the receive circuit. Therefore, the reception data baud rate must be equal to the period of a single round of the hexadecimal counter.

The RXD change from "1" to "0" is regarded as the beginning of the start bit where reception is commenced.

When this "1" to "0" RXD change is detected, the hexadecimal counter which had been stopped in reset status commences to count up. When the hexadecimal counter is in state 7, 8, and 9, the start bit is sampled, and is accepted as valid if at least two of the three sampled values are "0", thereby enabling data reception to continue. If two or three of the sampled values are "1", the start bit becomes invalid, and the receive circuit is initialized when the hexadecimal counter reaches state 10.

The receive data is sampled when the hexadecimal counter is in state 7, 8, and 9, and the more common value of the three sampled values is read sequentially as data into the input shift register.

If the hexadecimal counter is in state 10 during the period of the next bit (that is, the multipurpose data bit) after the eight bits of data have been received, and if the conditions stated below are satisfied, the input shift register data (the LSB being read first) is loaded into SBUF, and the sampled multi-purpose data bit is read into RB8. And when the hexadecimal counter is in state 10 during the period of the next after that (that is, the stop bit) the receive circuit is initialized.

The RI flag is set at the first M1.S3 after that.

Conditions: (1) R1="0"

(2) SM2="0", or SM2="1" and sampled multi-purpose data bit="1"

If the above conditions are not satisfied when the hexadecimal counter is in state 10 during the multi-purpose data bit interval, the received data is disregarded, the SBUF, RB8, and RI flags remain unchanged, and the receive circuit is initialized when the hexadecimal counter is in state 10 during the stop bit interval.

Since the receive circuit is double buffered (input shift register and SBUF), processing of the previous receive data may by completed within the interval up to the multipurpose data bit period of the next frame.

4.6.3.3.5 Mode 2 UART error detection

If the following two conditions are satisfied when the hexadecimal counter is in state 1 0 during reception of a multi-purpose data bit, it is assumed that new data is received before processing of the previously received data has been completed. Hence, an overrun error is generated, and the new data is lost. The SERR flag is set at the first M1·S3 after the hexadecimal counter has reached state 10 during the stop bit interval. Note that the previous SBUF (R) data is preserved.

Conditions: (1) R1 ="1"

(2) SM2="0", or SM2="1" and sampled multi-purpose data bit="1"

And if the sampled stop bit is "0" when the hexadecimal counter is in state 10, it is assumed that correct frame synchronization has not been achieved. Hence, a framing error is detected, and the SERR flag is set at the first M1·S3 after that. Serial port reception is not effected by the UART error detector circuit detecting an overrun or framing error and only the status flag being set.



Figure 4-33 Serial port (mode 2)





4.6.3.4 Mode 3

4.6.3.4.1 Outline

Mode 3 is another 11-bit frame UART mode (with one start bit, eight data bits, one multipurpose data bit, and one stop bit). Whereas the baud rate is 1/64th or 1/32nd of the fundamental oscillator frequency in mode 2, the mode 3 baud rate can be freely selected according to the timer/counter 1 or timer/counter 2 setting. Apart from the ability to vary the baud rate, mode 3 is identical to mode 2.

A block diagram of the serial port in mode 3 is shown in Figure 4-35, and the operational timing chart is given in Figure 4-36.

4.6.3.4.2 Mode 3 baud rate

As in mode 1, the timer/counter 1 or timer/counter 2 overflow can be set as the baud rate clock source in mode 3 by independent TCLK and RCLK setting for the transmit and receive circuits.

Where the baud rate is determined by the timer/counter 1 overflow, baud rate is determined by the overflow frequency and SMOD value according to the following equations.

$$B = fTC1 \times \frac{1}{2} \times \frac{1}{16}$$
 (SMOD=0)
$$B = fTC1 \times \frac{1}{16}$$
 (SMOD=1)

Where B is the baud rate and fTC1 is the timer/counter 1 overflow frequency. When timer/counter 1 is used as a timer in auto reload mode (mode 2), the baud rate is determined by the following equations.

$$B = \text{fosc} \times \frac{1}{12} \times \frac{1}{256\text{-DTH1}} \times \frac{1}{2} \times \frac{1}{16} \quad \text{(SMOD=0)}$$
$$B = \text{fosc} \times \frac{1}{12} \times \frac{1}{256\text{-DTH1}} \times \frac{1}{16} \quad \text{(SMOD=1)}$$

where B is the baud rate, fOSC the fundamental oscillator (XTAL1.2) frequency, and DTH1 the TH1 contents (expressed in decimal).

Where the timer/counter 2 overflow serves as the baud rate clock source, the baud rate is determined by the overflow frequency irrespective of the SMOD value.

When timer/counter 2 is used as a counter, the baud rate is determined by the following equation.

 $\mathsf{B} = \mathsf{fT}_2 \times \frac{1}{65536 \cdot \mathsf{DRCAP2}} \times \frac{1}{16}$

where B is the baud rate, fT2 the frequency of the clock applied to the T2 pin, and DRCAP2 the contents of RCAP2L and RCAP2H (expressed in decimal).

Or if timer/counter 2 is used as a timer, the baud rate is determined by the following way.

$$\mathsf{B} = \mathsf{fOSC} \times \frac{1}{2} \times \frac{1}{65536 \cdot \mathsf{DRCAP2}} \times \frac{1}{16}$$

where B is the baud rate, fOSC the fundamental oscillator (XTAL1·2) frequency, and DRCAP2 the contents of RCAP2L and RCAP2H (expressed in decimal).

4.6.3.4.3 Mode 3 transmit operation

The transmit basic clock (TXCLOCK in Figure 4-36) is obtained from a hexadecimal free-run counter overflow where timer/counter 1 or timer/counter 2 overflow is used as the clock. Transmission is commenced when transmit data is written in SBUF.

The start bit, the eight SBUF data bits (with the LSB first), TB8, and the stop bit are transmitted sequentially from the TXD synchronized with the basic clock.

As soon as the TB8 output has been completed, the transmit circuit is initialized, and the T1 flag is set at the first M1.S3 after the completion of that output.

4.6.3.4.4 Mode 3 receive operation

The receive circuit timing is generated by a hexadecimal counter overflow where timer/ counter 1 or timer/counter 2 overflow is used as the clock, and the input data received from the RXD is bit synchronized. That is, at the same time that reception is started following input of the start bit, the hexadecimal counter commences to count up, and with one complete round of the hexadecimal counter corresponding to one bit of received data, reception is continued by the receive circuit. Therefore, timer/counter 1 must be set so that the period of a single round of the hexadecimal counter is equal to the reception data baud rate.

The RXD change from "1" to "0" is regarded as the beginning of the start bit where reception is commenced.

When this "1" to "0" RXD change is detected, the hexadecimal counter which had been stopped in reset status commences to count up. When the hexadecimal counter is in state 7, 8, and 9, the start bit is sampled, and is accepted as valid if at least two of the three sampled values are "0", thereby enabling data reception to continue. If two or three of the sampled values are "1", the start bit becomes invalid, and the receive circuit is initialized when the hexadecimal counter reaches state 10.

The reception data is sampled when the hexadecimal counter is in state 7, 8, and 9, and the more common value of the three sampled values is read sequentially as data into the input shift register.

If the hexadecimal counter is in state 10 during the period of the next bit (that is, the multipurpose data bit) after the eight bits of data have been received, and if the conditions stated below are satisfied, the input shift register data (the LSB being read first) is loaded into SBUF, and the sampled multi-purpose data bit is read into RB8. And when the hexadecimal counter is in state 10 during the period of the next after that (that is, the stop bit) the receive circuit is initialized.

The RI flag is set at the first M1.S3 after that.

Conditions: (1) RI="0"

(2) SM2="0", or SM2="1" and sampled multi-purpose data bit="1"

If the above conditions are not satisfied when the hexadecimal counter is in state 10 during the multi-purpose data bit interval, the received data is disregarded, the SBUF, RB8, and RI flags remain unchanged, and the receive circuit is initialized when the hexadecimal counter is in state 10 during the stop bit interval.

Since the receive circuit is double buffered (input shift register and SBUF), processing of the previous receive data may be completed within the interval up to the multipurpose data bit period of the next frame.

4.6.3.4.5 Mode 3 UART error detection

Mode 3 UART error detection is identical to mode 2 UART error detection.

If the following two conditions are satisfied when the hexadecimal counter is in state 10 during reception of a multi-purpose data bit, it is assumed that new data is received before processing of the previously received data has been completed. Hence, an overrun error is generated, and the new data is lost. The SERR flag is set at the first M1·S3 after the hexadecimal counter has reached state 10 during the stop bit interval. Note that the previous SBUF (R) data is preserved.

Conditions: (1) RI ="1"

(2) SM2="0", or SM2="1" and sampled multi-purpose data bit="1"

And if the sampled stop bit is "0" when the hexadecimal counter is in state 10, it is assumed that correct frame synchronization has not been achieved. Hence, a framing error is detected, and the SERR flag is set at the first M1-S3 after that.

Serial port reception is not effected by the UART error detector circuit detecting an overrun or framing error and only the status flag being set.



Figure 4-35 Serial port (mode 3)





4.6.4 Serial port application examples

4.6.4.1 I/O extension

I/O extension can be achieved by using the serial port in mode 0. An input extension example is shown in Figure 4-37 and the corresponding timing chart is shown in Figure 4-38. Following output of the latch pulse from PX.X, REN="1" and R1="0" are set for shift in of 74LS1 65 data.



Figure 4-37 Input extension example



Figure 4-38 Input extension example timing chart

An output extension example is shown in Figure 4-39 and the corresponding timing chart is shown in Figure 4-40. After output data has been written into SBUF and the output sequence completed, the latch pulse output from PX.X is obtained and the 74LS164 data is shifted to 74LS373.



Figure 4-40 Output extension example timing chart

An input/output extension example is shown in Figure 4-41 and the corresponding timing chart is shown in Figure 4-42. When input data is applied, INPUT CONTROL is changed from "0" to "1", and the parallel input is latched. This is then followed by REN=1 and RI=0 settings, and shift in of 74LS165 data. INPUT CONTROL is returned to "0" after the input has been completed. Since INPUT CONTROL is connected to the 74LS126 control pin, the MSM80C154S/MSM83C154S switches the 74LS126 output to high impedance when 74LS165 input data is not being applied, thereby preventing collision between the 74LS126 and MSM80C154S/MSM83C154S outputs.

When output data is generated, and the output is completed after writing output data into SBUF, an output latch pulse is generated from OUTPUT CONTROL, and the 74LS164 data is transferred to 74LS373. Although the 74LS164 data is changed to parallel input data when 74LS165 data is passed to MSM80C154S/MSM83C154S, an output latch pulse is generated only when output data is obtained from MSM80C154S/MSM83C154S, thereby preserving the correct data in 74LS373.







In all examples, additional multiple bit I/O extension is made possible by multiple cascade connections of 74LS164 or 74LS165.

Figure 4-42 Input/output extension example timing chart

4.6.4.2 Multi-processor systems

Multi-processor systems can be formed with MSM80C154S/MSM83C154S by using the serial port in mode 2 or mode 3 for inter-processor communications.

If reception data bit 9 (multi-purpose data bit) is "1" when SM2 is set in mode 2 or 3, reception data is received and an interrupt is generated. If the data bit is "0", however, the reception data is disregarded and no interrupt is generated. This function is used in forming a multi-processor system when more than one MSM80C154S/MSM83C154S device is coupled by serial bus. An example of a multi-processor system with one master processor and a number of slave processors is shown in Figure 4-43. In this example, data is transmitted only from master to slave processors. Operation proceeds in accordance with the following protocol.

- (1) Set SM2="1". All slave processors wait in standby for address data from the master processor specifying which slave is to be selected.
- (2) With TB8 set to "1" to distinguish address data from other data, the master processor generates address data which ensures that data bit 9 (the multi-purpose data bit) is "1".
- (3) At this stage, all slave processors generate interrupts and check whether the received address data has specified itself or not.
- (4) The specified slave processor sets SM2 "0" to prepare for reception of the subsequent data to be sent by the master processor.

Slave processors which are not specified remain at SM2="1"

- (5) With TB8="0", the master processor next sends data which ensures that data bit 9 (the multi-purpose data bit) is "0" following the address data.
- (6) Since the specified slave processor is changed to SM2="0", all data following the address data is received and processed.
- (7) The slave processors which are not specified (that is, where SM2="1") disregard all data after the address data and wait in standby for the next address data.
- (8) After transmitting all of the intended data the master processor transmits a final special code (predetermined in advance).
- (9) When this special code is received by the specified slave processor, SM2 is set to "1" and that slave processor is again put into standby waiting for address data.



Figure 4-43 Multi-processor system example

4.7 Interrupt

4.7.1 Outline

MSM80C154S/MSM83C154S is equipped with six interrupts.

- 1. INT0 External interrupt 0
- 2. TM0 Timer interrupt 0
- 3. INT1 External interrupt 1
- 4. TM1 Timer interrupt 1
- 5. SI/O Serial port interrupt
- 6. TM2 Timer interrupt 2

These six interrupts are controlled by interrupt enable register (IE) and interrupt priority register (IP). When the relevant interrupt conditions are met, the respective interrupt address is called and the interrupt routine is commenced.

The interrupt addresses are listed in Table 4-18, and the interrupt control equivalent circuit is shown in Figure 4-44.

	Interrupt source	Interruput address
1	External interruput 0	3[0003hH]
2	Timer interruput 0	11[000BhH]
3	External interruput 1	19[0013hH]
4	Timer interruput 1	27[001BhH]
5	Serial port interruput	35[0023hH]
6	Timer interruput 2	43[002BhH]

Table 4-18 Interrupt addresses



Figure 4-44 Interrupt control equivalent circuit

4.7.2 Interrupt enable register (IE)

The function of the interrupt enable register (IE, 0A8H) is to enable or disable interrupt processes when an interrupt is requested.

To execute the intended interrupt routine, the interrupt is first enabled by setting "1" in the corresponding interrupt bit in the interrupt enable register, and the routine then is executed when the interrupt is requested.

Requested interrupts are disabled if the corresponding interrupt bit is "0", and no interrupt routines are executed.

The contents of the interrupt enable register (IE) are shown in Table 4-19.

Bit	7	6	5	4	3	2	1	0
Flag	EA	—	ET2	ES	ET1	EX1	ET0	EX0

Table 4-19 Interrupt enable register (IE, 0A8H)

- EX0 : External interrupt 0 control bit Interrupt enabled when "1", disabled when "0". ET0 : Timer interrupt 0 control bit Interrupt enabled when "1", disabled when "0". EX1 : External interrupt 1 control bit Interrupt enabled when "1", disabled when "0". ET1 : Timer interrupt 1 control bit Interrupt enabled when "1", disabled when "0". ES : Serial port interrupt control bit Interrupt enabled when "1", disabled when "0". ET2 : Timer interrupt 2 control bit Interrupt enabled when "1", disabled when "0". Reserve bit for output of "1" when read.
- EA : Interrupt control bit for all six interrupts (EX0, ET0, EX1, ET1, ES, and ET2) When EA is "1", an interrupt routine is commenced if interrupt conditions are met for any one of the six interrupts.

When EA is "0", no interrupt routine is commenced even if interrupt conditions are met for one of the six interrupts.

4.7.3 Interrupt priority register (IP)

The function of the interrupt priority register (IP, 0B8H) is to allocate rights to commence interrupt routines on a priority basis when an interrupt is requested.

Interrupt priority can be programmed by setting the bit corresponding to the interrupt request in the interrupt priority register (IP) to "1". If the interrupt conditions have been satisfied for an interrupt where "1" data has been set, processing of that interrupt is commenced. If another interrupt (with "0" priority bit) is already being processed, that routine is suspended, and processing of the higher priority interrupt is commenced. Note that once a priority interrupt routine has been commenced, processing of the next interrupt cannot start until processing of the current interrupt has been completed.

This priority circuit function can be stopped by setting "1" in bit 7 (PCT) of the priority register. The functions of the priority interrupt control circuit are suspended, and interrupt control is handled only by the interrupt enable register (IE 0A8H). After this mode has been set, the interrupt disable instruction (CLR EA) must be placed at the beginning of interrupt routines to disable the generation of other interrupts.

If another interrupt routine have to be generated during the processing of an interrupt routine, set the desired interrupt enable bit in the interrupt enable register (IE 0A8H). The desired interrupt routine is processed when the conditions for that routine are met. Multi-level interrupt processing can thus be achieved by software control of the interrupt enable register.

The contents of the interrupt priority register are given in Table 4-20, and a priority interrupt routine flow chart is shown in Figure 4-45. The flow chart for an interrupt routine when the priority circuit is stopped (PCT="1") is shown in Figure 4-46.

Table 4-20 nterrupt priority register (IP, 0B8H)

Bit	7	6	5	4	3	2	1	0
Flag	PCT	—	PT2	PS	PT1	PX1	PT0	PX0

- PX0 : External interrupt 0 priority bit.
 - Priority is allocated when this bit is "1".
- PT0 : Timer interrupt 0 priority bit. Priority is allocated when this bit is "1".
- PX1 : External interrupt 1 priority bit. Priority is allocated when this bit is "1". PT1 Timer interrupt 1 priority bit. Priority is allocated when this bit is "1".
- PS : Serial port interrupt priority bit Priority is allocated when this bit is "1".
- PT2 : Timer interrupt 2 priority bit. Priority is allocated when this bit is "1".
- Reserve bit for output of "1" when read.
- PCT : Priority interrupt circuit control bit. The priority interrupt control circuit is activated when this bit is "0", and an interrupt is processed on the priority basis (2 level interrupt processing). The priority interrupt control circuit is stopped when this bit is "1". In this case, all interrupts are controlled by the interrupt enable register (IE) where multi-level interrupt processing is possible by software management.

4.7.3.1 Priority interrupt routine flow

The flow of interrupt processing when a priority interrupt is generated and processed after a routine has been commenced by a non-priority interrupt generated during execution of a main routine program is outlined in Figure 4-45 below. This diagram shows the flow chart up to the point of return to the main routine.



Figure 4-45 Interrupt processing flow chart when priority circuit is activated

4.7.3.2 Interrupt routine flow when priority circuit is stopped

When bit 7 (PCT) of the priority register (IP 0B8H) is set to "1", all interrupt control is transferred to the interrupt enable register (IE 0A8H). When this mode is set, the interrupt disable instruction (CLR EA) must always be placed at the beginning of the interrupt routine to prevent any other interrupt from being generated. If another interrupt routine have to be generated during the processing of an interrupt routine, set the desired interrupt enable bit in the interrupt enable register (IE 0A8H) to commence the new interrupt routine. Multi-level interrupt processing can thus be achieved by control of the interrupt enable register. The flow of this interrupt routine is shown in Figure 4-46.



Figure 4-46 Interrupt routine flow chart when priority circuit is stopped

4.7.3.3 Interrupt priority when priority register (IP) contents are all "0"

The interrupt priority when the priority register (IP, 0B8H) contents are all "0" indicates the priority in which a certain interrupt is processed in preference to other interrupts when interrupt requests are generated simultaneously.

As can be seen from Table 4-21, the interrupt to be processed in preference to all other interrupts is external interrupt 0, and the interrupt routine with lowest priority is timer interrupt 2.

The interrupt level when all priority bits are "0" is 1 level, and even if the interrupt conditions for an external interrupt 0 (highest priority) are satisfied while timer interrupt 2 (lowest priority) is being processed, the external interrupt cannot be processed.

The same operational preferences as described above also exist when all priority bits are "1".

Order of preference	Interrupt source			
1	External interruput 0			
2	Timer interruput 0			
3	External interruput 1			
4	Timer interruput 1			
5	Serial port interruput			
6	Timer interruput 2			

Table 4-21 Non-priority interrupt order of preference

4.7.4 Detection of external interrupt signals INT0 and INT1

4.7.4.1 Outline of INT signal detection

Detect modes of the external interrupt signals 0 and 1 can be set to level-detect or triggerdetect mode by the IT0 and IT1 data values in the timer control register (TCON 88H) as indicated in Table 4-22.

	Timer				INT1		ĪNT0	
Bit	7 6 5 4				3	2	1	0
Flag	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
Set						•		•

Table 4-22 TCON[88H] register

4.7.4.2 External interrupt signal 0 and 1 level detection

When bit 0 (IT0) in the timer control register (TCON 88H) is "0", external interrupt 0 is levelactivated. And when bit 2 (IT1) is "0", external interrupt 1 is also level-activated. With the external interrupt signals in level-detect mode, external interrupts 0 and 1 are level-detected by the equivalent circuit shown in Figure 4-47.

When the level of the external interrupt pin is "0" at S5 timing, the level is latched and the Q output becomes "1". The latched external interrupt signal is set as the external interrupt flag in the timer control register (TCON) at S3 timing. The interrupt flag set by external interrupt signal is always reset at S6 timing of the end of the machine cycle, thereby executing the equivalent of a "level sense" operation. The cycle width of the respective "0" and "1" levels of the external interrupt pin in this case must be at least 12 times (12T) the XTAL1-2 oscillator clock cycle time T.

And the external interrupt signal should be held at "0" level until the corresponding interrupt is actually generated.



Figure 4-47 Interrupt level detect equivalent circuit for IT bit "0"

4.7.4.3 External interrupt signal 0 and 1 trigger detection

When bit 0 (IT0) in the timer Control register (TCON 88H) is "1", external interrupt 0 is edgeactivated. And when bit 2 (IT1) is "1", external interrupt 1 is also edge-activated. With the external interrupt signals in trigger-detect mode, external interrupts 0 and 1 are triggerdetected by the equivalent circuit shown in Figure 4-48. When the level of the external interrupt pin is "0" at S5 timing, the level is latched at the first stage and the latched Q output becomes "1". The external interrupt signal stored in the first stage latch is transferred to the second stage latch and is subject to digital differentiation until the S3 timing signal. The RS-F/F in the next stage is set by the differentiated output signal.

The external interrupt signal applied to the RS-F/F is synchronized with the $\overline{M2}$ -S3 timing signal to be applied as a trigger for the external interrupt flag in the timer control register (TCON). The RS-F/F is subsequently reset at $\overline{M2}$ -S4 and waits for the next interrupt. Note that the next interrupt signal is invalid until the first stage latch detects level "1" after detecting level "0".

The cycle width of the respective "0" and "1" levels of the external interrupt signal applied to the external interrupt pin in this case must be at least 12 times (12T) the XTAL1.2 oscillator clock cycle time T.



Figure 4-48 Interrupt edge detect equivalent circuit for IT bit "1"
4.7.5 MSM80C154S/MSM83C154S interrupt response time charts

4.7.5.1 Interrupt response time chart when interrupt conditions are satisfied during execution of ordinary instructions in main routine

If interrupt conditions are satisfied during execution of an ordinary instruction (which does not manipulate IE or IP) in the main routine, the MSM80C154S/MSM83C154S calls the interrupt address in the next cycle following completion of the ordinary instruction. The time chart is given in Figure 4-49.



Figure 4-49 Interrupt response time chart when interrupt conditions are satisfied during execution of ordinary instruction in main routine

4.7.5.2 Interrupt response time chart when interrupt conditions are satisfied during execution of IE or IP register operation instruction in main routine

If interrupt conditions are satisfied during execution of an instruction used to manipulate the interrupt enable register (IE) or the interrupt priority register (IP) in the main routine, the MSM80C154S/MSM83C154S reactivates the interrupt mask circuit in the next cycle following completion of the register manipulation instruction. If interrupt conditions were met as a result of the re-interrupt mask, the interrupt address is called in the next cycle. That is, if the interrupt conditions are satisfied during execution of the IE or the IP manipulating instruction, the interrupt address is called after the next instruction is executed following execution of the register manipulating instruction. The time chart is given in Figure 4-50.

* In the MOV data address 1, data address 2 instructions, transfer of data to another register from IE or IP is an exception. (example: MOV ACC, IE)



Figure 4-50 Interrupt response time chart when interrupt conditions are satisfied during execution of IE or IP register manipulating instruction in main routine

4.7.5.3 Interrupt response time chart when an ordinary instruction is executed after temporarily returning to the main routine from continuous interrupt processing

If an ordinary instruction (which does not manipulate IE or IP) is executed after returning to the main routine following execution of the interrupt routine end instruction RETI, and if the next interrupt conditions have been met during execution of a previous interrupt routine, the MSM80C154S/MSM83C154S calls the interrupt address in the next cycle following execution of one main routine instruction. The same occurs when interrupt conditions are satisfied during execution of the first main routine instruction after returning to the main routine from the interrupt routine. The time chart is shown in Figure 4-51.



Figure 4-51 Interrupt response time chart when ordinary instruction is executed after returning to main routine during continuous interrupt processing

4.7.5.4 Interrupt response time chart when an IE or IP manipulating instruction is executed after temporarily returning to the main routine from continuous interrupt processing

If the next interrupt conditions are satisfied during execution of an interrupt processing routine and the interrupt terminating instruction RETI is then executed and followed by a return to the main routine where an instruction which manipulates the interrupt enable register (IE) or interrupt priority register (IP) is executed, the MSM80C154S/MSM83C154S activates the interrupt mask circuit in the next cycle following execution of the register manipulating instruction. And if interrupt conditions are met as a result of the re-interrupt mask, the interrupt address is called in the next cycle. That is, if the instruction executed in the main routine manipulates either IE or IP, the interrupt address is called after two instructions are executed. The time chart is shown in Figure 4-52.



Figure 4-52 Interrupt response time chart when IE or IP manipulating instruction is executed after returning to main routine during continuous interrupt processing

4.8 CPU "Power Down"

4.8.1 Outline

Since the internal MSM80C154S/MSM83C154S circuits have been designed as completely static circuits, all internal information (register data) is preserved if XTAL1-2 oscillation is stopped.

This feature is utilized to incorporate a fuller range of power down modes.

In idle mode (IDLE) where "1" is set in bit 0 (IDL) of the power control register (PCON), XTAL1.2 operation is continued but CPU operations are stopped. In soft power down mode where "1" is set in bit 1 (PD) of the power control register (PCON), XTAL1.2 operation and CPU operations are both stopped.

And in hard power down mode where "1" is set in advance in bit 6 (HPD) of the power control register (PCON), XTAL1-2 and CPU operations are stopped when the level of the power failure detect signal applied to the HPDI pin (P3.5) is changed from "1" to "0".

If "1" is set in bit 0 (ALF) of the I/O control register (IOCON 0F8H) prior to activation of soft and hard power down modes where CPU and XTAL1.2 operations are stopped, the port 0, 1, 2, and 3 outputs can be floated.

CPU power down modes can be released (CPU start-up) by CPU resetting, interrupt generation, and interrupt source signal generation.

Execution can be recommenced from address 0, resumed from the interrupt address or from the next address after the power down setting instruction.

4.8.2 Idle mode (IDLE) setting

Idle mode is set when "1" is set in bit 0 (IDL) of the power control register (PCON 87H). The circuit connections involved in this setting are shown in Figure 4-53.

The idle mode cancellation conditions can be set through manipulation of bit 5 (RPD) of the power control register. When "0" is set in RPD, idle mode cannot be cancelled by the interrupt signal if the corresponding interrupt enable bit has not been set. And if "1" is set in RPD, idle mode is cancelled by setting the interrupt flag and the program is executed from the next address of the idle mode setting instruction, even when the corresponding interrupt enable bit is not set.

In idle mode, the supply of clocks to the CPU control section is stopped and CPU operations are halted. But since XTAL1.2 operations are maintained, the serial port, interrupt circuits, and timer/counters 0, 1, and 2 remain operative.

The CPU pin status during idle mode is outlined in Table 4-23, and the corresponding time charts for starting idle mode are shown in Figures 4-54 and 4-55.



Figure 4-53 Idle mode equivalent circuit

Nerre	Internal DOM	External DOM
Name	Internal ROM	External ROM
P1.0/T2	Port data output	Port data output
P1.1/T2EX	Port data output	Port data output
P1.2	Port data output	Port data output
P1.3	Port data output	Port data output
P1.4	Port data output	Port data output
P1.5	Port data output	Port data output
P1.6	Port data output	Port data output
P1.7	Port data output	Port data output
RESET	"0" level input	"0" level input
P3.0/RXD	Port data output	Port data output
P3.1/TXD	Port data output	Port data output
P3.2/INT0	Port data output	Port data output
P3.3/INT1	Port data output	Port data output
P3.4/T0	Port data output	Port data output
P3.5/T1/HPDI	Port data output	Port data output
P3.6/WR	Port data output	Port data output
P3.7/RD	Port data output	Port data output
XTAL 2	Oscillator operative	Oscillator operative
XTAL 1	Oscillator operative	Oscillator operative
Vss	0 [V]	0 [V]
P2.0	Port data output	Address 8 output
P2.1	Port data output	Address 9 output
P2.2	Port data output	Address 10 output
P2.3	Port data output	Address 11 output
P2.4	Port data output	Address 12 output
P2.5	Port data output	Address 13 output
P2.6	Port data output	Address 14 output
P2.7	Port data output	Address 15 output
PSEN	"1" level output	"1" level output
ALE	"1" level output	"1" level output
ĒĀ	"1" level input	"0" level input
P0.7	Port data output	Floating
P0.6	Port data output	Floating
P0.5	Port data output	Floating
P0.4	Port data output	Floating
P0.3	Port data output	Floating
P0.2	Port data output	Floating
P0.1	Port data output	Floating
P0.0	Port data output	Floating
Vcc	+2.2~+6 [V]	+2.2~+6 [V]

Table 4-23 CPU pin details in idle mode



Figure 4-54 Idle mode setting time chart (internal ROM mode)



Figure 4-55 Idle mode setting time chart (external ROM mode)

4.8.3 Soft power down mode (PD) setting

Soft power down mode (PD) is set when "1" is set in bit 1 (PD) of the power control register (PCON 87H). The circuit connection involved in this setting is shown in Figure 4-56. Soft power down mode cancellation conditions can be set through manipulation of bit 5 (RPD) of the power control register.

When "0" is set in RPD, soft power down mode cannot be cancelled by the interrupt signal if the corresponding interrupt enable bit has not been set. And if "1" is set in RPD, the power down mode is cancelled by setting the interrupt flag and the program is executed from the next address of the soft power down mode setting instruction, even when the corresponding interrupt enable bit is not set. In soft power down mode, XTAL1.2 operations are halted. Then with all internal data preserved, all CPU operations are stopped apart from timer/counters 0 and 1.

(Timer/counters 0 and 1 operate in external clock mode.)

Note, however, that the soft power down mode can not be set under the following conditions.

4.8.3.1 Caution about software power down mode setting

If the software power down mode can be cancelled by interruption and the following conditions are established, the software power down mode cannot be set.

- (1) If trying to set the software power down mode under the conditions that the mode can be cancelled by external interrupt 0 or 1 and the INTO or INT1 pin is set to "0" (either level input or edge input).
- (2) If trying to set the software power down mode under the conditions that the mode can be cancelled by timer 0 or 1 (external clock mode is set) and the T0 or T1 pin is set to "1" when the value of the counter is "FF".

Figures 4-57, 4-58, and 4-59 show power down cancellation circuits by external interrupt or timer interrupt.Note, however, that the soft power down mode can not be set under the following conditions.

The pin output status of ports 0 thru 3 in soft power down mode can be left in port data output status, or set to port output floating status.

The ports are set to data output status by setting bit 0 (ALF) of the I/O control register (IOCON) to "0" when soft power down mode is activated, and to floating status by setting ALF to "1" before activating power down mode. In floating status, the port pins are disconnected electrically from the external circuitry. Apart from pins 2,3, 4, and 5 of port 3, all floating status input port pins may be open, or undefined within the -0.5 to Vcc+0.5V range.

The CPU pin status during soft power down mode (PD) with "0" on the ALF bit is /outlined in Table 424, and the corresponding time charts for starting soft power down mode are shown in Figures 4-60 and 4-61.

The CPU pin status during soft power down mode with "1" on the ALF bit is outlined in Table 4-25, and the corresponding time charts for starting soft power down mode are shown in Figures 4-62 and 4-63.



Figure 4-56 Soft power down mode equivalent circuit



Figure 4-57 Power down cancellation circuit at INTERRUPT level input



Figure 4-58 Power down cancellation circuit at INTERRUPT edge input



Figure 4-59 TIMER0, 1 power down cancellation circuit

Name	Internal ROM	External ROM
P1.0/T2	Port data output	Port data output
P1.1/T2EX	Port data output	Port data output
91.2	Port data output	Port data output
P1.3	Port data output	Port data output
P1.4	Port data output	Port data output
91.5	Port data output	Port data output
91.6	Port data output	Port data output
91.7	Port data output	Port data output
RESET	"0" level input	"0" level input
23.0/RXD	Port data output	Port data output
P3.1/TXD	Port data output	Port data output
23.2/INT0	Port data output	Port data output
23.3/ INT 1	Port data output	Port data output
P3.4/T0	Port data output	Port data output
2.5/T1/HPDI	Port data output	Port data output
23.6/WR	Port data output	Port data output
2.7/RD	Port data output	Port data output
(TAL 2	Oscillator operative	Oscillator operative
(TAL 1	Oscillator operative	Oscillator operative
/ss	0 [V]	0 [V]
2.0	Port data output	Port data output
2.1	Port data output	Port data output
2.2	Port data output	Port data output
2.3	Port data output	Port data output
2.4	Port data output	Port data output
2.5	Port data output	Port data output
2.6	Port data output	Port data output
2.7	Port data output	Port data output
PSEN	"0" level output	"0" level output
LE	"0" level output	"0" level output
Ā	"1" level input	"0" level input
P0.7	Port data output	Floating
2 0.6	Port data output	Floating
P0.5	Port data output	Floating
P0.4	Port data output	Floating
20.3	Port data output	Floating
20.2	Port data output	Floating
°0.1	Port data output	Floating
20.0	Port data output	Floating
/cc	*+2.0~+6 [V]	*+2.0~+6 [V]

Table 4-24 CPU pin details (ALF=0) in soft power down mode (PD)

* Vcc=+2.0~+6V when internal CPU data is held.



Figure 4-60 Soft power down mode setting time chart (internal ROM mode)



Figure 4-61 Soft power down mode setting time chart (external ROM mode)

Name	Internal ROM	External ROM
P1.0/T2	Floating	Floating
P1.1/T2EX	Floating	Floating
P1.2	Floating	Floating
P1.3	Floating	Floating
P1.4	Floating	Floating
P1.5	Floating	Floating
P1.6	Floating	Floating
P1.7	Floating	Floating
RESET	"0" level input	"0" level input
P3.0/RXD	Floating	Floating
P3.1/TXD	Floating	Floating
P3.2/INT0	External data input	External data input
P3.3/INT1	External data input	External data input
P3.4/T0	External data input	External data input
P3.5/T1/HPDI	External data input	External data input
P3.6/WR	Floating	Floating
P3.7/RD	Floating	Floating
XTAL 2	Oscillator operative	Oscillator operative
XTAL 1	Oscillator operative	Oscillator operative
Vss	0 [V]	0 [V]
P2.0	Floating	Floating
P2.1	Floating	Floating
P2.2	Floating	Floating
P2.3	Floating	Floating
P2.4	Floating	Floating
P2.5	Floating	Floating
P2.6	Floating	Floating
P2.7	Floating	Floating
PSEN	"0" level output	"0" level output
ALE	"0" level output	"0" level output
ĒĀ	"1" level input	"0" level input
P0.7	Floating	Floating
P0.6	Floating	Floating
P0.5	Floating	Floating
P0.4	Floating	Floating
P0.3	Floating	Floating
P0.2	Floating	Floating
P0.1	Floating	Floating
P0.0	Floating	Floating
Vcc	*+2.0~+6 [V]	*+2.0~+6 [V]

Table 4-25 CPU pin details (ALF=1) in soft power down mode (PD)

* Vcc=+2.0~+6V when internal CPU data is held.



Figure 4-62 Soft power down mode setting and I/O floating time chart (internal ROM mode)



Figure 4-63 Soft power down mode setting and I/O floating time chart (external ROM mode)

4.8.4 Hard power down mode (HPD) setting

To set hard power down mode (HPD), "1" is set in bit 6 (HPD) of the power control register (PCON 87H) in advance to attain the circuit connections shown in Figure 4-61. Hard power down mode is set when the level of the power failure detect signal applied to the HPDI pin (bit 5 of port 3) is changed from level "1" to level "0". XTAL1-2 operations are stopped in this mode. And while all internal data is retained, the CPU operations also are stopped apart from timer/counter 0 and 1. (Timer/counters 0 and 1 operate in external clock mode.)

The pin output status of ports 0 thru 3 in hard power down mode can be left in port data output status, or set to port output floating status.

The ports are set to data output status by setting bit 0 (ALF) of the I/O control register (IOCON 0F8H) to "0" when hard power down mode is activated, and to floating status by setting ALF to "1" before activating power down mode. In floating status, the port pins are disconnected electrically from the external circuitry.

Apart from pins 2, 3, 4, and 5 of port 3, all floating status input port pins may be open, or undefined within the –0.5 to Vcc+0.5 V range.

The CPU pin status during hard power down mode (HPD) with "0" on the ALF bit is outlined in Table 4-26, and the corresponding time charts for starting hard power down mode are shown in Figures 4-65 and 4-66.

And the CPU pin status during hard power down mode (HPD) with "1" on the ALF bit is outlined in Table 4-27, and the corresponding time charts for starting hard power down mode are shown in Figures 4-67 and 4-68.



Figure 4-64 Hard power down mode equivalent circuit

Name	Internal ROM	External ROM
P1.0/T2	Port data output	Port data output
P1.1/T2EX	Port data output	Port data output
P1.2	Port data output	Port data output
P1.3	Port data output	Port data output
P1.4	Port data output	Port data output
P1.5	Port data output	Port data output
P1.6	Port data output	Port data output
P1.7	Port data output	Port data output
RESET	"0" level input	"0" level input
P3.0/RXD	Port data output	Port data output
P3.1/TXD	Port data output	Port data output
P3.2/INT0	Port data output	Port data output
P3.3/INT1	Port data output	Port data output
P3.4/T0	Port data output	Port data output
P3.5/T1/HPDI	"0" level input	"0" level input
P3.6/WR	Port data output	Port data output
P3.7/RD	Port data output	Port data output
XTAL 2	Oscillator operative	Oscillator operative
XTAL 1	Oscillator operative	Oscillator operative
Vss	0 [V]	0 [V]
P2.0	Port data output	Port data output
P2.1	Port data output	Port data output
P2.2	Port data output	Port data output
P2.3	Port data output	Port data output
P2.4	Port data output	Port data output
P2.5	Port data output	Port data output
P2.6	Port data output	Port data output
P2.7	Port data output	Port data output
PSEN	"0" level output	"0" level output
ALE	"0" level output	"0" level output
ĒĀ	"1" level input	"0" level input
P0.7	Port data output	Floating
P0.6	Port data output	Floating
P0.5	Port data output	Floating
P0.4	Port data output	Floating
P0.3	Port data output	Floating
P0.2	Port data output	Floating
P0.1	Port data output	Floating
P0.0	Port data output	Floating
Vcc	*+2.0~+6 [V]	*+2.0~+6 [V]

Table 4-26 CPU pin details (ALF=0) in hard power down mode (HPD)

* Vcc=+2.0~+6V when internal CPU data is held.



Figure 4-65 Hard power down mode setting time chart (internal ROM mode)



Figure 4-66 Hard power down mode setting time chart (external ROM mode)

Name	Internal ROM	External ROM
P1.0/T2	Floating	Floating
P1.1/T2EX	Floating	Floating
P1.2	Floating	Floating
P1.3	Floating	Floating
P1.4	Floating	Floating
P1.5	Floating	Floating
P1.6	Floating	Floating
P1.7	Floating	Floating
RESET	"0" level input	"0" level input
P3.0/RXD	Floating	Floating
P3.1/TXD	Floating	Floating
P3.2/INT0	External data input	External data input
P3.3/INT1	External data input	External data input
P3.4/T0	External data input	External data input
P3.5/T1/HPDI	"0" level input	"0" level input
P3.6/WR	Floating	Floating
P3.7/RD	Floating	Floating
XTAL 2	Oscillator operative	Oscillator operative
XTAL 1	Oscillator operative	Oscillator operative
Vss	0 [V]	0 [V]
P2.0	Floating	Floating
P2.1	Floating	Floating
P2.2	Floating	Floating
P2.3	Floating	Floating
P2.4	Floating	Floating
P2.5	Floating	Floating
P2.6	Floating	Floating
P2.7	Floating	Floating
PSEN	"0" level output	"0" level output
ALE	"0" level output	"0" level output
ĒĀ	"1" level input	"0" level input
P0.7	Floating	Floating
P0.6	Floating	Floating
P0.5	Floating	Floating
P0.4	Floating	Floating
P0.3	Floating	Floating
P0.2	Floating	Floating
P0.1	Floating	Floating
P0.0	Floating	Floating
Vcc	*+2.0~+6 [V]	*+2.0~+6 [V]

Table 4-27 CPU pin details (ALF=1) in hard power down mode (HPD)

* Vcc=+2.0~+6V when internal CPU data is held.



Figure 4-67 Hard power down mode setting and I/O floating time chart (internal ROM mode)





4.9 CPU Power Down Mode (IDLE, PD, and HPD) Cancellation (CPU Activation)

4.9.1 Outline

CPU power down mode (IDLE, PD, and HPD) can be cancelled (CPU activation) in the following two ways.

The CPU is reset when a "1" reset signal is applied to the CPU RESET pin, and the program is executed from address 0. This method can be used in IDLE, PD, and HPD modes.

By generating the respective interrupt source signals, the program can be executed from the interrupt address, and can also be continued from the next address after the stop address. This method can be used in IDLE and PD modes.

4.9.2 Cancellation by CPU resetting (RESET pin)

The CPU is reset when a "1" level signal is applied (for at least 1 μ Asec.) to the CPU RESET pin, and the CPU power down mode (IDLE, PD, or HPD) is cancelled. Programs are subsequently executed by the CPU from address 0. The reset cancellation time charts are outlined in Figures 4-69 thru 4-74.



Figure 4-69 Restart from idle mode by reset (internal ROM mode)



Figure 4-70 Restart from idle mode by reset (external ROM mode)



Figure 4-71 Restart from soft power mode by reset (internal ROM mode)



Figure 4-72 Restart from soft power mode by reset (external ROM mode)


Figure 4-73 Restart from hard power down mode by reset (internal ROM mode)

INTERNAL SPECIFICATIONS





4.9.3 Cancellation of CPU power down mode (IDLE, PD) by interrupt signal

When idle mode (IDLE) and soft power down mode (PD) are cancelled by interrupt signal, power down mode cancellation condition is determined by bit 5 (RPD) of the power control register (PCON 87H) shown in Table 4-29.

When RPD is "0", power down mode can be cancelled by interrupt signal and CPU executes program from the interrupt address only when the CPU has been set to interrupt enable status.

And when RPD is "1", power down mode can be cancelled and resumes execution from the next address after the stop address if "1" is set in the interrupt flag by interrupt signal even when the CPU is in interrupt disable mode.

The conditions for cancellation of power down mode by interrupt signal can thus be specified by the RPD content.

	SMOD	HPD	RPD	—	GF1	GF0	PD	IDL
Bit	7	6	5	4	3	2	1	0
Set			•					

Table 4-29 Power control register (PCON 87H)

4.9.3.1 Cancellation of CPU power down mode (IDLE, PD) from interrupt address

To cancel idle mode (IDLE) or soft power down mode (PD) and resume execution from the interrupt address, an interrupt is specified in the interrupt enable register (IE 0A8H) prior to setting CPU power down mode and "0" is set in bit 5 (RPD) of the power control register (PCON 87H).

All six interrupts can be used to cancel idle mode. The interrupt conditions are satisfied when "1" is set in the specified interrupt flag in TCON, T2CON, or SCON. Clock signals are then passed to the CPU, and execution is commenced from the interrupt address.

Soft power down mode (PD) can be cancelled by four different interrupts - external interrupts 0 and 1, and timer interrupts 0 and 1. (Timer/counters 0 and 1 are operated in external clock mode.)

The external interrupts are generated by "0" level being applied to either the INT0 or INT1 pin. When the specified interrupt flag in TCON is set to "1" to satisfy the interrupt conditions, XTAL1.2 operation is commenced, and the program is executed from the interrupt address. When the interrupt routine is completed, the program returns to the next address after the stop address.

If all interrupts have been disabled, however, CPU power down mode cannot be cancelled from the interrupt address by this method. A "1" reset signal must be applied to the RESET pin and execution commenced from address 0 in this case. The equivalent circuit involved in CPU power down mode cancellation by interrupt is shown in Figure 4-75, and the CPU power down mode (PD, HPD) cancellation time charts are shown in Figures 4-76 thru 4-79.



Figure 4-75 Equivalent circuit for, DLE and PD mode rancellation by interrupt signal



Figure 4-76 Restart from idle mode by interrupt INT0 or 1 (internal ROM mode)

INTERNAL SPECIFICATIONS



Figure 4-77 Restart from idle mode by interrupt INT0 or 1 (external ROM mode)





INTERNAL SPECIFICATIONS



Figure 4-79 Restart from soft power down mode by interrupt INT0 or 1 (external ROM mode)

4.9.3.2 Cancellation of CPU power down mode (IDLE, PD) by interrupt request signal and restart from next address of stop address

To cancel idle mode (IDLE) or soft power down mode (PD) by interrupt request signal and then resume execution from the next address after the stop address, "1" is set in bit 5 (RPD) of the power control register. When "1" is set in this bit, the circuit connections shown in Figure 4-80 are made, and the CPU power down mode is cancelled when the interrupt flag has been set to "1", even if the entire contents of the interrupt enable register (IE 0A8H) have been put into interrupt disable status.

All six interrupt sources can be used to cancel idle mode (IDLE). If an interrupt source is generated and "1" is set in one of the interrupt flags in TCON, T2CON, or SCON, clock signals are passed to the CPU control stage, and execution is resumed from the next address after the stop address.

Soft power down mode (PD) can be cancelled by four different interrupt sources - external interrupts 0 and 1, and timer interrupts 0 and 1. The external interrupt flag is set by "0" level being applied to either the INTO or INT1 pin. And timer/counters 0 and 1 are used in external clock mode. When one of the interrupt flags in TCON is set to "1", XTAL1.2 operation is commenced, and the program is executed from the next address after the stop address. Note, however, that the interrupt flags are reset by software. The cancellation time charts are shown in Figures 4-81 thru 4-84.



Figure 4-80 Equivalent circuit for power down mode cancellation and restart by interrupt source signal



INTERNAL SPECIFICATIONS

Figure 4-81 Restart from idle mode by INT0 or 1 (internal ROM mode)



Figure 4-82 Restart from idle mode by INT0 or 1 (external ROM mode)



Figure 4-83 Restart from soft power down mode by INT0 or 1 (internal ROM mode)

INTERNAL SPECIFICATIONS





4.10 MSM80C154S/83C154S Battery Backup with Hard Power Down Mode

Figures 4-85-1/2 and 2/2 show the examples of the MSM80C154S/83C154S battery backup circuits with hard power down mode. The hard power down mode serves to retain data stored in the CPU and external RAM if the AC 100V power failure occurs. Figure 4-85-1/2 shows the CPU, power failure detector, and external RAM control unit. Figure 4-85-2/2 shows the external RAM. The power failure detection voltage is set up by VR of the circuit A of Figure 4-85-1/2.

If the AC 100V power failure occurs when the power failure detection voltage is 4.5V, the circuit works as described below.

When the power failure occurs, the internal power supply voltage VCA goes down from 5V to 0V. When the VCA goes down less than 4.5V, a power failure detection signal is output from the A circuit to the B circuit.

If data is being transferred between the CPU and external RAM during the detection of power failure, information on power failure is stored in RS-F/F of the B circuit, when data transfer ends. When information on on power failure is stored in RS-F/F, the I/O control signal goes from "1" level to "0" level, which separates the external RAM and the peripheral circuit electrically to retain data in the external RAM. At the same time, a hard power down signal is output, the T1 pin of the CPU goes from "1" level to "0" level, and the CPU enters the hard power down mode.

If the I/O port is ready to output data during hard power down mode, electric current flows to the external via a 100KW pull-up resistance of the T1 pin.

The current flow to the external can be prevented by setting "1" into bit 0 (ALF) of IOCON (0F8H) when setting the hard power down mode. If the hard power down mode is set when ALF is at "1" level, electric current does not flow from the T1 pin to the external because I/O becomes a floating state.

When AC 100V power supply is restored and the internal VCA goes from 0V to 5V, the hard power down mode is cancelled.

When VCA exceeds 4.5V, the A circuit stops outputting a power failure signal for the B circuit. When a power failure signal is not output, the power failure memory RS-F/F of the B circuit is reset after a time constant of the internal 200W and 10mF, and the external RAM I/O control signal and hard power down signal turn from "0" level to "1" level.

When RS-F/F is reset, a CPU reset signal is output and the CPU's power down mode is cancelled. The CPU starts the operation of XTAL1, 2 and executes a command starting from address 0.









5. INPUT/OUTPUT PORTS

5. INPUT/OUTPUT PORTS

5.1 Outline

MSM80C154S/MSM83C154S is equipped with four 8-bit input/output ports. The functions of these four ports (port 0, 1, 2, and 3) are listed below.

- 1) Port 0: Input/output bus port, address output port, and data input/output port.
- 2) Port 1: Quasi-bidirectional input/output port and control input pin.
- 3) Port 2: Quasi-bidirectional input/output port and address output port.
- 4) Port 3: Quasi-bidirectional input/output port and control input/output pin.

5.2 Port 0

Port 0 is an 8-bit input/output port. The circuit configuration is shown in Figure 5-1. When port 0 is used as an input/output port in internal ROM mode (MSM83C154S), the equivalent circuit is indicated in Figure 5-2. When operated as an output port, port 0 becomes an open drain output port, and when operated as an input port, "1" should be set in the port 0 latch to put the port 0 pin into floating status prior to using the port for input purposes.

When port 0 is used in external ROM mode (MSM80C154S) and external RAM mode, the equivalent circuit is shown in Figure 5-3 where addresses and data outputs are obtained as "1" and "0" by totem pole output driver. When data from external ROM or external RAM is applied as input data, port 0 automatically becomes a tri-state input port. When the CPU is reset or when an external ROM or external RAM is accessed, "1" data is set automatically in the port 0 latch. The port 0 pin table is shown in Table 5-1.



Figure 5-1 Port 0 internal equivalent circuit



Figure 5-2 Port 0 input/Output port equivalent circuit in internal ROM mode



Figure 5-3 Port 0 equivalent circuit during address and data input/output in external ROM/RAM mode

\backslash	PORT0	Accumulator bit	Address
1	P0.0	ACC.0	PC –0
2	P0.1	ACC.1	PC RA -1
3	P0.2	ACC.2	PC RA -2
4	P0.3	ACC.3	PC –3
5	P0.4	ACC.4	PC –4
6	P0.5	ACC.5	PC –5 RA ^{–5}
7	P0.6	ACC.6	PC RA -6
8	P0.7	ACC.7	PC RA -7

Table 5-1 Port 0 pin table

5.3 Port 1

Port 1 is a quasi-bidirectional port capable of handling input and output of 8-bit data in the circuit configuration outlined in Figure 5-4.

A "quasi-bidirectional port" refers to a port which has internal pull-up resistance when used as an input port. The internal equivalent circuit is shown in Figure 5-5.

If a quasi-bidirectional port is used exclusively as an output port, the port output driver becomes a totem-pole type for driving "1" and "0" data. The output impedance during output of "1" data is approximately 9 kohm, while a sink current is 1.6mA during output of "0" data. When used as an output port, the "1" data accelerator circuit is activated for a period equivalent to two XTAL1.2 oscillator clocks only when the output data is shifted from "0" to "1". During this data acceleration operation, the "1" output impedance is changed to about 500 ohms, the IOH current is increased, and the output signal leading edge is speeded up. The accelerator circuit operation time chart is given in Figure 5-6. Once port output data has been written in port latch it is preserved until output of the next item of data.

If a quasi-bidirectional port is used exclusively as an input port, "1" data is first set in the port latch in advance. When the input signal applied to the input port is changed from level "1" to level "0", the port 10 kohm pull-up resistance is disconnected from the Vcc, leaving only the 100 kohm pull-up resistance for reducing external IIL current. And when the input signal is changed from level "0" to level "1", the 10 kohm resistance is reconnected, thereby connecting the 10 and 100 kohm resistances to the Vcc supply in parallel. The quasi-bidirectional port input equivalent circuit is outlined in Figure 5-7.

To change port 1 from a quasi-bidirectional input port to a high impedance input port, "1" is set in bit 1 (P1HZ) of the I/O control register (IOCON 0F8H). The output driver circuit is thus disconnected from the port pin and the port becomes a high impedance input port. The signal levels applied to high impedance input ports are normal "0" and "1" level signals. The pins cannot be used in open status.

The bit 0 and bit 1 of port 1 have alternate functions apart from serving as port pins. Bit 0 can function as the external clock input pin for timer/counter 2, and bit 1 can function as the capture signal input pin for timer/counter 2, or as the auto reload signal input pin, or as the external timer flag 2 setting pin, depending on the timer/counter 2 operation mode.

When the bit 0 and 1 pins are to be used as timer/counter 2 control pins, "1" must be set in the port in advance.

And if port output is to be put into floating status during CPU power down mode (PD, HPD), "1" is to be set in bit 1 (ALF) of the I/O control register (IOCON 0F8H) before CPU power down mode is activated. Floated port 1 pins may be either open, or undefined within the -0.5 to Vcc +0.5V range.

And when port 1, 2, and 3 quasi-bidirectional ports are used as input ports, the port pull-up resistance may be set only to 100 kohms. If "1" is set in bit 4 (IZC) of the I/O control register (IOCON 0F8H), the 10 kohm pull-up resistance for ports 1, 2, and 3 is all disconnected from Vcc, leaving only the 100 kohm resistance. This mode is useful when input data is applied to the quasi-bidirectional port by external devices having low output driving capacity (high output impedance). The port 1 CPU control pin functions are listed in Table 5-2, and the port pin list is given in Table 5-3.



Figure 5-4 Port 1 internal equivalent circuit

INPUT/OUTPUT PORTS



(A) When accelerator circuit is activated



R≑500Ω OFF Vcc -~~~~ ⊙____ P1 R≑10kΩ OFF ~~~~ ∽_____ P2 R≑100kΩ OFF \sim ∘∕∘ P3 INTERNAL Π BUS Iol on \space_{N} READ 7/7 (C) When "0" data is held

Figure 5-5 Quasi-bidirectional port equivalent circuit



Figure 5-6 Quasi-bidirectional port accelerator circuit operation time chart



(A) "1" data writing equivalent circuit



(B) "1" data input equivalent circuit



Figure 5-7 Quasi-bidirectional port input equivalent circuit

Table 5-2 Port 1 CPU control pin table

PORT1	Function		
P1.0	T2 [TIMER COUNTER 2 EXTERNAL CLOCK]		
P1.1	T2EX [TIMER COUNTER 2 EXTERNAL CONTROL]		

Table 5-3 Port 1 pin table

\smallsetminus	PORT1	Accumulator bit
1	P1.0	ACC.0
2	P1.1	ACC.1
3	P1.2	ACC.2
4	P1.3	ACC.3
5	P1.4	ACC.4
6	P1.5	ACC.5
7	P1.6	ACC.6
8	P1.7	ACC.7

5.4 Port 2

Port 2 can function as a quasi-bidirectional port capable of handling input and output of 8-bit data in the circuit configuration outlined in Figure 5-8. It can also be used for output of addresses 8 thru 15 in external ROM and external RAM (using DPTR) modes. When port 2 is used as a quasi-bidirectional port, it functions in much the same way as port 1. Note, however, that the port 2 "1" data accelerator circuit operates for a period equivalent to four XTAL1-2 oscillator clocks.

Output of addresses 8 thru 15 obtained from port 2 is activated by the circuit outlined in Figure 5-9. When the address output data is "1", the "1" data accelerator circuit is activated during output of the data, resulting in a higher driving capacity.

To change port 2 from a quasi-bidirectional input port to a high impedance input port, "1" is set in bit 2 (P2HZ) of the I/O control register (IOCON 0F8H). The output driver circuit is thus disconnected from the port pin and the port becomes a high impedance input port. The signal levels applied to high impedance input ports are normal "0" and "1" level signals. The pins cannot be used in open status.

When port outputs are floated in CPU power down mode (PD, HPD), the port 2 pins may be either open, or undefined within the –0.5 to Vcc+0.5V range. The port 2 pin table is given in Table 5-4.



Figure 5-8 Port 2 internal equivalent circuit



Figure 5-9 Port 2 address output equivalent circuit for external memory

\square	PORT2	Accumulator bit	Address
1	P2.0	ACC.0	PC –8 RA ^{–8}
2	P2.1	ACC.1	PC –9 RA [–] 9
3	P2.2	ACC.2	PC –10
4	P2.3	ACC.3	PC RA -11
5	P2.4	ACC.4	PC –12 RA –12
6	P2.5	ACC.5	PC –13
7	P2.6	ACC.6	PC –14
8	P2.7	ACC.7	PC –15 RA –15

Table 5-4 Port 2 pin table

5.5 Port 3

Port 3 can function as a quasi-bidirectional port capable of handling input and output of 8-bit data in the circuit configuration outlined in Figure 5-10, and can also be used as a CPU control pin.

When port 3 is used as a quasi-bidirectional port, all functions are identical to those described for port 1. And when used as a CPU control pin, the port is used after first setting "1" data in the port latch. Note that if the port is used with "0" port latch data, the CPU control signal is ANDed (logical product) with the port "0" data, resulting in the CPU control signal remaining at "0" level.

To change port 3 from a quasi-bidirectional input port to a high impedance input port, "1" is set in bit 3 (P3HZ) of the I/O control register (IOCON 0F8H). The output driver circuit is thus disconnected from the port pin (floating pin status) and the port becomes a high impedance input port. The signal levels applied to high impedance input ports are normal "0" and "1" level signals. The pins cannot be used in open status.

When port outputs are floated in CPU power down mode (PD, HPD), normal "0" and "1" level signals are applied to pins 2 thru 5 of port 3, and pins 0, 1, 6, and 7 may be either open, or undefined within the –0.5 to Vcc+0.5V range. The CPU control function pins are listed in Table 5-5, and the port 3 pin table is given in Table 5-6.



Figure 5-10 Port 3 internal equivalent circuit

PORT3		PORT 3 PIN ALTERNATE FUNCTION
P3.0	RXD	[SERIAL INPUT PORT]
P3.1	TXD	[SERIAL OUTPUT PORT]
P3.2	ĪNT0	[EXTERNAL INTERRUPT 0]
P3.3	ĪNT1	[EXTERNAL INTERRUPT 1]
P3.4	Т0	[TIMER/COUNTER 0 CLOCK]
	T1	[TIMER/COUNTER 1 CLOCK]
P3.5	HPDI	[HARD POWER DOWN INPUT]
P3.6	WR	[EXTERNAL DATA MEMORY WRITE STROBE]
P3.7	RD	[EXTERNAL DATA MEMORY READ STROBE]

Table 5-5 Port 3 CPU control pin function table

\square	PORT3	Control	Accumulator bit
1	P3.0	RXD	ACC.0
2	P3.1	TXD	ACC.1
3	P3.2	ĪNT0	ACC.2
4	P3.3	ĪNT1	ACC.3
5	P3.4	Т0	ACC.4
6	P3.5	T1/HDPI	ACC.5
7	P3.6	WR	ACC.6
8	P3.7	RD	ACC.7

Table 5-6 Port 3 pin table

5.6 Port 0, 1, 2, and 3 Output and Floating Status Settings in CPU Power Down Mode (PD, HPD)

The port 0, 1, 2, and 3 output status can be set to either data output or floating when MSM80C154S/MSM83C154S is in power down mode (PD, HPD).

To set these ports to output status in power down mode, bit 0 (ALF) of the I/O control register (IOCON 0F8H) is reset to "0" before PD or HPD mode is activated (see Figure 5-11). The CPU is then stopped with the ports in data output status when power down mode is started.

And to set the ports to floating status in power down mode, "1" is set in bit 0 (ALF) of the I/ O control register (IOCON 0F8H) before PD or HPD mode is activated (see Figure 5-11). The port output driver is disconnected from the port pins when power down mode is started.

If "1" output from port becomes a power supply factor in respect to the external circuits when PD or HPD mode is activated in port data output mode, the PD or HPD mode should be activated after the port data is reset to "0" by software. And in the reverse case, PD or HPD mode is activated after the port data is set to "1".

When port pins are in floating status during PD or HPD mode, the port pin status of all pins except pins 2 thru 5 of port 3 may be either open or undefined in the -0.5 to Vcc+0.5V range. This mode is used only in battery back-up of CPU data.



Figure 5-11 Control circuit for ports 0, 1, 2, 3 by IOCON

5.7 High Impedance Input Port Setting of Each Ouasi-bidirectional Port 1, 2, and 3

Each of the quasi-bidirectional input ports 1, 2, and 3 can be set as high impedance input ports.

This high impedance condition is achieved by setting "1" in bits 1 (P1HZ), 2 (P2HZ), and 3 (P3HZ) of the I/O control register (IOCON 0F8H) shown in Figure 5-11. Port 1 is set by P1HZ, port 2 by P2HZ, and port 3 by P3HZ. When the each bit is set to "1", the port output driver is disconnected from the port pins, and the quasibidirectional input ports become high impedance input ports.

After being changed to high impedance input ports, the port latch data modify instructions and the input instructions for external input signals can still be used.

Normal "0" and "1" level signals must be applied to high impedance input ports. The pins cannot be used in open status.

5.8 100 kohm Pull-Up Resistance Setting for Quasi-bidirectional Input Ports 1, 2, and 3

Another of the MSM80C154S/MSM83C154S functions disconnects the 10 k Ω pull-up resistance from the power supply Vcc in the parallel connection of 10/100 k Ω pull-up resistances to the quasi-bidirectional input ports.

In normal operations, the 10 k Ω pull-up resistance is disconnected from the VCC power supply when the level of the signal applied to the quasi-bidirectional input port is changed from "1" to "0", thereby reducing the external IIL current because of the remaining only the 100 k Ω pull-up resistance.

When the level of the signal applied to the port is then changed from "0" to "1", the 10 k Ω resistance is reconnected to Vcc, and the port is pulled up by the 10 and 100 k Ω resistances connected in parallel. The resultant pull-up resistance is about 9 k Ω and the effect of random "0" noise is suppressed. But where an external device with low driving capacity is used to apply a "0" level signal to a quasi-bidirectional input port, the driving current may not be enough to change the port level to "0". To overcome this problem, the CPU has been designed to disconnect the 10 k Ω pull-up resistance from the power supply leaving only the 100 k Ω resistance. This enables devices with low driving capacity to drive the quasi-bidirectional input ports.

The pull-up resistance for all quasi-bidirectional input ports 1, 2, and 3 can be set to 100 k Ω by setting "1" in bit 4 (IZC) of the I/O control register (IOCON 0F8H) shown in Figure 5-11 to disconnect the 10 k Ω resistance from Vcc.

5.9 Precautions When Driving External Transistors by Ouasi-bidirectional Port Output Signals

The following points must be carefully considered when quasi-bidirectional ports are used to drive a transistor by the circuit shown in Figure 5-12.

Even though the CPU output in this circuit is at "1" level, the port output pin level may be clamped by the base-emitter voltage VBE (0.7V) of an external NPN transistor, resulting in a pin level of "0".



Figure 5-12 NPN transistor direct connection circuit

When the pin level is dropped to "0", the CPU disconnects the 10 k Ω pull-up resistance from the power supply, leaving only the 100 k Ω pull-up resistance connected. Since the base current IB of an external NPN transistor is supplied via the 100 k Ω resistance, the transistor collector current IC may be reduced to a level insufficient for driving purposes.

To resolve this problem, diode can be inserted between the transistor base and CPU pin as indicated in Figure 5-13 to achieve a pin level of "1" by level shift. or by using a PNP transistor as indicated in Figure 5-14 where the external transistor is driven by a "0" level port output, this problem is solved.



Figure 5-13 Drive circuit for NPN transistor by level shifter



Figure 5-14 PNP transistor direct connection drive circuit
5.10 Port Output Timing

1) One machine cycle instruction output timing



Figure 5-15 One machine cycle instruction port output time chart



2) Two machine cycle instruction output timing



5.11 Port Data Manipulating Instructions

The MSM80C154S/MSM83C154S port operation instructions for ports 0, 1, 2, and 3 are divided into two groups-one where external signals applied to the port pin are used according to the instruction to be used, and the other where port latch data uneffected by the external signals is used. Instructions which use port latch data are listed below.

INC data address DEC data address ORL data address, # data ANL data address, # data XRL data address, # data ORL data address, A ANL data address, A XRL data address, A CPL bit address JBC bit address, code address DJNZ data address, code address PUSH data address

INPUT/OUTPUT PORTS

6. ELECTRICAL CHARACTERISTICS

6. ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	Vcc	Ta=25°C	-0.5~7	V
Input voltage	Vi	Ta=25°C	-0.5~Vcc+0.5	V
Storage	Tata		-55~+150	°C
temperature	Tstg		-55~+150	

6.2 Operational Ranges

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	Vcc	See below	2.0~6	V
Memory hold	Vcc	f _{OSC} = 0 Hz	2~6	V
voltage	VCC	(Oscillation stop)	2~0	V
Oscillation	fosc	See below	1~24*1	MHz
frequency	IUSC	See below	1~24 '	INILIZ
External clock	f EXTCLK	See below	0~24	MHz
operating frequency	IEXICLK	See below	0~24	INILIZ
Ambient	Та		-40~+85 ^{*2}	°C
temperature	ia ia	_	-40~+85 4	

*1 Dpends on the specifications for the oscillator or ceramic resonator. The MSM85C154HVS is guaranteed for operation at frequencies of up to 22 MHz.

*2 The MSM85C154HVS is guaranteed for operation at ordinary temperatures.



6.3 DC Characteristics 1

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit	Measuring Circuit
Input Low Voltage	VIL		-0.5		0.2Vcc	V	Circuit
Input High Voltage	Vih	Except XTAL1, EA	0.2Vcc		-0.1 Vcc+0.5	V	
	Music	and RESET	+0.9		V/22 · 0 5	V	
Input High Voltage	VIH1	XTAL1 and EA RESET	0.7Vcc	_	Vcc+0.5		
Output Low Voltage [PORT 1, 2,3]	Vol	IOL=1.6mA	—	_	0.45	V	
Output Low Voltage [PORT 0, ALE, PSEN]	VOL1	IOL=3.2mA			0.45	V	1
Output High Voltage	Vон	Іон=–60μА	2.4	_		V	-
[PORT 1, 2,3]		Іон=–30μА	0.75Vcc	_	_	V	
		Іон=–10μА	0.9Vcc	_		V	
		Іон=–400μА	2.4	—	—	V	
Output High Voltage	VOH1	Vcc=5V±10%					
[PORT 0, ALE, PSEN]		Іон=–150μА	0.75Vcc		—	V	
		Іон=–40μА	0.9Vcc	_	—	V	
Logical 0 Input Current/ logical 1 Output Current [PORT 1, 2,3]	Іі∟/ІОн	VI=0.45V/Vo=0.45V	-5	_	-80	μA	
Logical 1 to 0 Transition Current [PORT 1, 2,3]	ITL	VI=2.0V			-500	μΑ	2
Input Leakage Current [PORT 0 loating, EA]	ΙLI	Vss <vi<vcc< td=""><td>_</td><td>_</td><td>±10</td><td>μA</td><td>3</td></vi<vcc<>	_	_	±10	μA	3
RESET Pull-down Resistor	Rrst	_	20	40	125	kΩ	2
Pin Capacitance	Сю	Ta=25°C, f=1MHz [except XTAL1]	—	_	10	pF	
Power Down Current	IPD			1	50	μA	4

Vcc	4V	5V	6V
Freq.			
1MHz	2.2	3.1	4.1
3MHz	3.7	5.2	7.0
12MHz	12.0	16.0	20.0
16MHz	16.0	20.0	25.0
20MHz	19.0	25.0	30.0
Vcc	4.5V	5V	6V
Freq.			
24MHz	25.0	29.0	35.0

Maximum Power Supply Current Normal Operation Icc (mA)

Maximum Power Supply Current Idle Mode Icc (mA)

Vcc	4V	5V	6V
Freq.			
1MHz	0.8	1.2	1.6
3MHz	1.2	1.7	2.3
12MHz	3.1	4.4	5.9
16MHz	3.8	5.5	7.3
20MHz	4.5	6.4	8.6
		-	
Vcc	4.5V	5V	6V
Freq.			
24MHz	6.4	7.4	9.8

DC Characteristics 2

(V_{CC}=2.2 to 4.0 V, V_{SS}=0 V, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Meas-
Input Low Voltage	VIL		-0.5		0.25 V _{CC} -0.1	V	
Input High Voltage	V _{IH}	Except XTAL1, EA, and RESET	0.25 V _{CC} +0.9	_	V _{CC} +0.5	V	
Input High Voltage	V _{IH1}	XTAL1, RESET, and \overline{EA}	0.6 V _{CC} +0.6		V _{CC} +0.5	V	
Output Low Voltage (PORT 1, 2, 3)	V _{OL}	l _{0L} =10 μA		_	0.1	V	
Output Low Voltage (PORT 0, ALE, PSEN)	V _{OL1}	l _{0L} =20 μA	_		0.1	V	4
Output High Voltage Output High Voltage	V _{OH}	I _{0H} =−5 μA	0.75 V _{CC}	_		V	1
(PORT 1, 2, 3) (PORT 0, ALE, <u>PSEN</u>)	V _{OH1}	I _{0H} =−20 μA	0.75 V _{CC}	_		V	
Logical 0 Input Current/ Logical 1 Output Current/ (PORT 1, 2, 3)	I _{IL} / I _{OH}	V _I =0.1 V V ₀ =0.1 V	-5	_	-40	μA	2
Logical 1 to 0 Transition Output Current (PORT 1, 2, 3)	ITL	V _I =1.9 V	_	_	-300	μA	
Input Leakage Current (PORT 0 floating, EA)	ILI	$V_{SS} < V_I < V_{CC}$	_		±10	μA	3
RESET Pull-down Resistance	R _{RST}		20	40	125	kΩ	2
Pin Capacitance	C _{IO}	Ta=25°C, f=1 MHz (except XTAL1)	_		10	рF	_
Power Down Current	I _{PD}			1	10	μA	4

Maximum power supply current normal operation I_{CC} (mA)

V _{CC}	2.2 V	3.0 V	4.0 V
Freq			
1 MHz	0.9	1.4	2.2
3 MHz	1.8	2.4	4.3
12 MHz	_	8.0	12.0
16 MHz	_		16.0

Maximum power supply current idle mode I_{CC} (mA)

Vcc	2.2 V	3.0 V	4.0 V
Freq			
1 MHz	0.3	0.5	0.8
3 MHz	0.5	0.8	1.2
12 MHz		2.0	3.1
16 MHz		_	3.8

Measuring circuits



- Note 1 : Repeated for specified input pins.
 - 2: Repeated for specified output pins.
 - 3: Input logic for specified status.

6.4 External Program Memory Access AC Characteristics

 V_{CC} =2.2 to 6.0V, $V_{\underline{SS}}$ =0V, Ta=-40°C to +85°C PORT 0, ALE, and PSEN connected with 100pF load, other connected with 80pF load

Parameter	Symble		able clock from ^{*1} I to 24 MHz		
		Min.	Max.	1	
XTAL1, XTAL 2 Oscillation Cycle	t _{CLCL}	41.7	1000	ns	
ALE Signal Width	t _{LHLL}	2t _{CLCL} -40	_	ns	
Address Setup Time (to ALE Falling Edge)	t _{AVLL}	1t _{CLCL} -15	_	ns	
Address Hold Time (from ALE Falling Edge)	t _{LLAX}	1t _{CLCL} -35		ns	
Instruction Data Read Time (from ALE Falling Edge)	t _{LLPL}	—	4t _{CLCL} -100	ns	
From ALE Falling Edge to PSEN Falling Edge	t _{LLPL}	1t _{CLCL} -30	_	ns	
PSEN Signal Width	t _{PLPH}	3t _{CLCL} -35	_	ns	
Instruction Data Read Time (from PSEN Falling Edge)	t _{PLIV}	—	3t _{CLCL} -45	ns	
Instruction Data Hold Time (from PSEN Rising Edge)	t _{PXIX}	0	_	ns	
Bus Floating Time after Instruction Data Read (from PSEN Rising Edge)	t _{PXIZ}	_	1t _{CLCL} -20	ns	
Instruction Data Read Time (from Address Output)	t _{AVIV}	_	5t _{CLCL} -105	ns	
Bus Floating Time(PSEN Rising Edge from Address float)	t _{AZPL}	0	_	ns	
Address Output Time from PSEN Rising Edge	t _{PXAV}	1t _{CLCL} -20	_	ns	

*1 The variable check is from 0 to 24 MHz when the external check is used.



External program memory read cycle

6.5 External Data Memory Access AC Characteristics

VCC=2.2 to 6.0V, VSS=0V, Ta=-40°C to +85°C

PORT 0, ALE, and PSEN connected with 100pF load, other connected with 80pF load

Parameter	Symbol		clock from ^{*1} 24 MHz	Unit
		Min.	Max.	
XTAL1, XTAL2 Oscillator Cycle	t _{CLCL}	45.5	1000	ns
ALE Signal Width	t _{LHLL}	2t _{CLCL} -40	_	ns
Address Setup Time (to ALE Falling Edge)	t _{AVLL}	1t _{CLCL} -15	_	ns
Address Hold Time (from ALE Falling Edge)	t _{LLAX}	1t _{CLCL} -35	_	ns
RD Signal Width	t _{RLRL}	6t _{CLCL} -100	_	ns
WR Signal Width	t _{WLWH}	6t _{CLCL} -100	_	ns
RAM Data Read Time (from RD Signal Falling Edge)	t _{RLDV}	_	5t _{CLCL} -105	ns
RAM Data Read Hold Time (from RD Signal Rising Edge)	t _{RHDX}	0	_	ns
Data Bus Floating Time (from RD Signal Rising Edge)	t _{RHDZ}	_	2t _{CLCL} -70	ns
RAM Data Read Time (from ALE Signal Falling Edge)	t _{LLDV}	_	8t _{CLCL} -100	ns
RAM Data Read Time (from Address Output)	t _{AVDV}	_	9t _{CLCL} -105	ns
RD/WR Output Time from ALE Falling Edge	t _{LLWL}	3t _{CLCL} -40 *2 3t _{CLCL} -100	- 3t _{CLCL} +40	ns
RD/WR Output Time from Address Output	t _{AVWL}	4t _{CLCL} -70	_	ns
WR Output Time from Data Output	t _{QVWX}	1t _{CLCL} -40	_	ns
Time from Data to $\overline{\text{WR}}$ Rising Edge	t _{QVWH}	7t _{CLCL} -105	_	ns
Data Hold Time (from WR Rising Edge)	t _{wнax}	2t _{CLCL} -50	_	ns
Time from to Address Float RD Output	t _{RLAZ}	0	_	ns
Time from RD/WR Rising Edge to ALE Rising Edge	t _{WHLH}	1t _{CLCL} -30	1t _{CLCL} +40 *2 1t _{CLCL} +100	ns

*1 The variable check is from 0 to 24 MHz when the external check is used.

*2 For 2.2 \leq V_{CC}<4 V



External data memory read cycle

External data memory write cycle



6.6 Serial Port (I/O Extension Mode) AC Characteristics

Vcc=2.2 to.0V, Vss=0V, Ta=-40°C to 85°C

Parameter	Symbol	Min	Max	Unit
Serial Port Clock Cycle Time	tXLXL	12tCLCL	—	ns
Output Data Setup to Clock Rising Edge	tQVXH	10tCLCL-133	—	ns
Output Data Hold After Clock Rising Edge	tXHQX	2tCLCL-75	—	ns
Input Data Hold After Clock Rising Edge	tXHDX	0		ns
Clock Rising Edge to Input Data Valid	tXHDV		10tCLCL-133	ns





6.7 AC Characteristics Measuring Conditions

1. Input/output signal



* The input signals in AC test mode are either VOH (logic "1") orVOL (logic "0"). Timing measurements are made atVIH (logic "1") and VIL (10gic "0").

2. Floating



* The port 0 floating interval is measured from the time the port 0 pin Voltage drops below VIH after sinking to GND at 2.4mA when switching to floating status from a "1" output, and from the time the port 0 pin Voltage exceeds VIL after connecting to a 400µA source when switching to floating status from a "0" output.

6.8 XTAL1 External Clock Input Waveform Conditions

Parameter	Symbol	Min	Max	Unit
Oscillator Freq.	1/tCLCL	0	24	MHz
High Time	tCHCX	15	—	ns
Low Time	tCLCX	15	—	ns
Rise Time	tCLCH	—	5	ns
Fall Time	tCHCL	—	5	ns



7. DESCRIPTION OF INSTRUCTIONS

7. DESCRIPTION OF INSTRUCTIONS

7.1 Outline

MSM80C154S/MSM83C154S is a microcontroller designed for parallel processing in an 8-bit ALU. The instructions consist of 8-bit units of data, and are available as 1-word 1 - machine, 2-machine, and 4-machine cycle instructions as well as 2-word 1-machine and 2-machine cycle instructions and 3-word 2-machine cycle instructions. There is a total of 112 instructions classified into the following groups.

(9)

(5)

(3)

(3)

(2)

(4)

(6)

(4)

(4)

(1)

(13)

(11)

(18)

- (1) Arithmetic and logic instructions (15)
- (2) Accumulator operation instructions (7)
- (3) Increment & decrement instructions
- (4) Logical operation instructions
- (5) Immediate data setting instructions
- (6) Carry flag operation instructions (7)
- (7) Bit transfer instructions
- (8) Bit manipulaton instructions
- (9) Data transfer instructions
- (10) Constant value instructions
- (11) Data exchange instructions
- (12) Subroutine instructions
- (13) Jump instructions
- (14) Branching instructions
- (15) External data memory instructions
- (16) Other instruction

7.2 Description of Instruction Symbols

The instruction symbols have the following meanings.

A AB AC B C	Accumulator Register pair Auxiliary carry Arithmetic operation register Carry (the bit 7 carry represented by CY is changed to C in Chapter 7.)
DPTR	Data pointer
PC	Program counter
Rr	Register representation ($r=0/1$, or $r=0$ thru 7)
SP	Stack pointer
AND	Logical AND
OR	Logical OR
XOR	Exclusive OR
+	Addition
_	Subtraction
×	Multiplication
/	Division
(X)	Representation of the contents of X
((X))	Representation of the contents addressed by contents of X
#	Symbol denoting immediate data
@	Symbol denoting indirect address
=	Equal sign
≠	Not equal
\leftarrow	Substitution
\rightarrow	Substitution
—	Negation (upper bar)
<	Smaller than
>	Larger than
bit address	RAM or special function register bit designated address
code address	Absolute address (Ao thru A15, Ao thru A11)
data	Immediate data (Io thru I7)
relative offset	Corrected relative jump address value
direct address	
	address" representation changed to "data address" during detailed description of instructions)

DESCRIPTION OF INSTRUCTIONS

7.3 List of Instructions MSM80C154S/MSM83C154S instruction table

0	-	2	e	4	5	9	7	ø	6	A	æ	ပ	۵	ш	ш
0	0 0 0 1	0 0 1 0	0 0 1 1	0 1 0 0	0 1 0 1	0 1 1 0	0 1 1 1	1 0 0 0	1 0 0 1	1010	1 0 1 1	1 1 0 0	1 1 0 1	1 1 1 0	1 1 1 1
	AJMP address 11 (Page 0)	LJMP address 16	RR A	INC A	INC direct	INC @R0	INC @R1	INC RO	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
JBC bit, rel	ACALL address 11 (Page 0)	LCALL address 16	RRC A	DEC A	DEC direct	DEC @R0	DEC @R1	DEC RO	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
JB bit, rel	AJMP address 11 (Page 1)	I RET	RL A	ADD A, #data	ADD A, direct	ADD A, @R0	ADD A, @R1	ADD A, R0	ADD A, R1	ADD A, R2	ADD A, R3	ADD A, R4	ADD A, R5	ADD A, R6	ADD A, R7
JNB bit,	ACALL	FL		ADDC A,	ADDC A,	ADDC A,	ADDC A,	ADDC							
	(Page 1)		RLC A	#data	direct	@R0	@R1	A, RO	A, R1	A, R2	A, R3	A, R4	A, R5	A, R6	A, R7
JC bit, rel	AJMP address 11 (Page 2)	ORL direct, A	ORL direct . #data	ORL A, #data	ORL A, direct	ORL A, @R0	ORL A, @R1	ORLA, R0	ORLA, R1	ORLA, R2	ORLA, R3	ORLA, R4	ORLA, R5	ORLA, R6	ORLA, R7
JNC rel	ACALL address 11 (Page 2)	ANL direct, A	ANL direct , #data	ANL A, #data	ANL A, direct	ANL A, @R0	ANL A, @R1	ANLA, RO	ANLA, R1	ANLA, R2	ANLA, R3	ANLA, R4	ANLA, R5	ANLA, R6	ANLA, R7
JZ rel	AJMP address 11	XRL direct A	XRL direct	XRL A, #data	XRL A, direct	XRL A, @R0	XRL A, @ R1	XRLA, RO	XRLA, R1	XRLA, R2	XRLA, R3	XRLA, R4	XRLA, R5	XRLA, R6	XRLA, R7
	(rage 3) ∆∩∆i i		, #data												
JNZ rel	address 11 (Page 3)	bit	@A+DPTR	MOV A, #data	direct , #data	MOV @RU, #data	MOV @K1, #data	MOV KU, #data	MOV K1, #data	MOV KZ, #data	MOV K3, #data	MOV K4, #data	MOV К5, #data	MOV K6, #data	MOV K/, #data
SJMP rel	AJMP address 11 (Page 4)	ANL C, bit	MOVC A, @A+PC	DIV AB	MOV direct 1, direct 2	MOV direct, @R0	MOV direct, @R1	MOV direct, R0	MOV direct, R1	MOV direct, R2	MOV direct, R3	MOV direct, R4	MOV direct, R5	MOV direct, R6	MOV direct, R7
MOV	ACALL	MOV bit,	MOVC A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,
טריו ה, #data 16	(Page 4)	С	@A+DPTR	#data	direct	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	R7
ORL C,/bit	AJMP address 11 (Page 5)	MOV C, bit	INC DPTR	MUL AB	I	MOV @R0, direct	MOV @R1, direct	MOV R0, direct	MOV R1, direct	MOV R2, direct	MOV R3, direct	MOV R4, direct	MOV R5, direct	MOV R6, direct	MOV R7, direct
	ACALL	*** 0 0		CJNE A,	CJNE A,	CJNE@R0,	CJNE@R1,	CJNE RO,	CJNE R1,	CJNE R2,	CJNE R3,	CJNE R4,	CJNE R5,	CJNE R6,	CJNE R7,
C,/bit	(Page 5)	_	CTC C	#data, rel	direct, rel	#data, rel	#data, rel	#data, rel	#data, rel	#data, rel	#data, rel	#data, rel	#data, rel	#data, rel	#data, rel
PUSH direct	AJMP address 11 (Page 6)	CLR bit	CLR C	SWAP A	XCH A, direct	XCH A, @R0	XCH A, @R1	XCHA, R0	XCHA, R1	XCHA, R2	XCHA, R3	XCHA, R4	XCHA, R5	XCHA, R6	XCHA, R7
POP direct	ACALL address 11 (Page 6)	STEB bit	STEB C	DA A	DJNZ direct, rel	XCHD A, @R0	XCHD A, @R1	DJNZ R0, rel	DJNZ R1, rel	DJNZ R2, rel	DJNZ R3, rel	DJNZ R4, rel	DJNZ R5, rel	DJNZ R6, rel	DJNZ R7, rel
MOVX A, @DPTR	AJMP address 11 (Page 7)	MOVX A, @R0	MOVX A, @R1	CLR A	MOV A, direct	MOV A, @R0	MOV A, @R1	MOVA, R0	MOVA, R1	MOVA, R2	MOVA, R3	MOVA, R4	MOVA, R5	MOVA, R6	MOVA, R7
MOVX @DPTR A		MOVX @R0 A	MOVX @R1 A	CPL A	MOV direct A	MOV @R0A	MOV @R1 A	MOVR0, A	MOVR1, A	MOVR2, A	MOVR3, A	MOVR4, A	MOVR5, A	MOVR6, A	MOVR7, A
Ľ	A (Page 7)	(CCU, A	шч, л		direct A	MUA M	ML A								

7.4 Simplified Description of Instructions

	гаде	249	250	2002	248	140	241	253	75.4	402	252	751	107	359	09C	000	358	757	100	335	284	278					
	_	r=0~7	ddreec)	auureaa)	r=0 or 1) r=0~7		ect audiess)	r)) r=0 or 1		ala	r)) r=0~7	root oddroce))		tr))) r=0 or 1		ala)		()/(B)	tor bit 0 thru 3 exceed	(AC) is 1, 6 is added to	v following correction of	5 is in excess of 9, or	4 thru 7. If a carry is	the carry flag.
	Description	(AC),(OV),(C),(A)←(A)+(Rr)		(AU),(OV),(U),(A)→(A)+(U)) ect	(AC),(OV),(C),(A) ← (A)+((Rr))		(A∪),(UV),(U),(A)←(A)+#uata	$(AC), (OV), (C), (A) \leftarrow (A)+(C)+(Rr)$		(AC),(OV),(C),(A)←(A)+(C)+(uireci audress)	(AC),(OV),(C),(A)→(A)+(C)+((Rr))		(A⊖),(O^),(⊖),(A)(−(A)+(⊖)+#uala	$(AC), (OV), (C), (A) \leftarrow (A) - ((C) + (Rr))$		(AC),(OV),(C),(A)←(A)−((C)+(allect address))	$(AC), (OV), (C), (A) \leftarrow (A) - ((C)+((Rr)))$		(AC),(OV),(C),(A)←(A)−((C)+#uaia)	(AB)←(A)×(B)	(A) quotient, (B) remainder \leftarrow (A)/(B)	When the contents of accumulator bit 0 thru 3 exceed	9, and when the auxiliary carry (AC) is 1, 6 is added to	bits 0 tille 3. And il examination of bits 4 tille 7 silows that the result of adding the carry following correction of	the lower order bits 0 thru 3 by 6 is in excess of 9, or	carry (C) is 1, 6 is added to bits 4 thru 7. If a carry is	generated as a result, 1 is set in the carry flag.
	cycle	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	4	4	~					
	byte	-	¢	J	-	c	N	1	c	V	-	c	V	-	c	V	-	c	۷	~	1	~					
	DO	2	-	ao	<u>۔</u>	0	0	ro	~	ao	-	0	0	2	-	ao	<u>۔</u>	0	lo	0	0	0					
e	D6 D5 D4 D3 D2 D1	Ξ	0	a1	-	0	5	5	0	a1	-	0	5	Ξ	0	a1	-	0	Ч	0	0	0					
cod	D2	2	-	a2	-	-	2	r2	-	a2	-	~	2	2	-	a2	-	-	12	~	-	-					
Instruction code	: D3	-	0	а3	0	0	3	-	0	а3	0	0	3	-	0	а3	0	0	13	0	0	0					
ruct	D4	0	0	a4	0	0	4	-	-	a4	-	~	4	-	-	a4	-	-	4	0	0	-					
Inst) D5	-	-	a 5	-	-	15	-	~	a 5	-	~	15	0	0	a 5	0	0	15	~	0	0					
	7 D6	0	0	7 a6	0	0	9	0	0	7 a6	0	0	9	0	0	7 a6	0	0	. le	0	0	-					
	D7	0	0	a7	0	0	17	0	0	a7	0	0	17	-	-	a7	-	-	17	~	٢	~					
	MINEMONIC	ADD A, Rr	ADD A direct	ć	ADD A, @Rr	<	ADD A, #data	ADDC A, Rr			ADDC A, @Rr		ADDO A, #uala	SUBB A, Rr		SODD A, UILEU	SUBB A, @Rr		oudd A, #uala	MUL AB	DIV AB	DA A					
Classifi-	cation					1			1	A		neti	c op	bera	ation	ins	struc										

Page	272	275	349	350	351	352	361
Description	0→(A)	$(\underline{A}) \rightarrow (\underline{A})$	$ \begin{bmatrix} C \\ T \\ T \\ T \end{bmatrix} \leftarrow \begin{bmatrix} Accumulator \\ \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \begin{bmatrix} C \\ \leftarrow \end{bmatrix} \leftarrow \end{bmatrix} \leftarrow \vdash \Box \leftarrow \end{bmatrix} \leftarrow \Box \leftarrow \Box \leftarrow \vdash \Box \leftarrow \Box \leftarrow \Box \leftarrow \Box \leftarrow \Box \leftarrow \Box \leftarrow \Box \leftarrow$	$\begin{array}{c} \text{Accumulator} \\ \hline \\ \text{C} \\ \text{T} \\ 7 \\ \end{array} \xrightarrow{\text{Accumulator}} \\ \begin{array}{c} \text{Accumulator} \\ \text{Accumulator} \\ \hline \\ \hline \\ \hline \\ \ \\ \ \\ \ \\ \ \\ \ \\ \ \\ \$	$\begin{bmatrix} C \\ \bullet \\ 7 \\ \hline \end{bmatrix} \bullet \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \bullet \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \\ \hline \end{bmatrix} \to \begin{bmatrix} Accumulator \\ \bullet \\ \bullet \\ \hline \end{bmatrix} \to \\ \hline \end{bmatrix} \to \\ \hline \end{bmatrix} \to \\ \hline \bullet \\ \hline \end{smallmatrix} \to \\ \hline \hline \hline \end{smallmatrix} \to \\ \hline \hline \end{smallmatrix} \to \\ \hline \hline$	$\begin{array}{c} \bullet \\ \bullet \\ T \end{array} \xrightarrow{Accumulator} & \bullet \\ \bullet \\ \hline \uparrow \\ \hline \uparrow \\ \hline \end{array} \xrightarrow{Accumulator} & \bullet \\ \bullet \\ \bullet \\ \hline \end{array} \xrightarrow{Accumulator} & \bullet \\ \bullet \\ \bullet \\ \bullet \\ \hline \end{array} \xrightarrow{Accumulator} & \bullet \\ \bullet \\ \bullet \\ \hline \end{array} \xrightarrow{Accumulator} & \bullet \\ \bullet \\ \bullet \\ \hline \end{array} \xrightarrow{Accumulator} & \bullet \\ \bullet$	(A4~7)⇔(A0~3)
Cycle	٦	-	~	~	~	-	~
Byte	-	~	-	~	.	~	~
Instruction code D7 D6 D5 D4 D3 D2 D1 D0	1 1 0 0 1 0 0	1 1 1 0 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 1 0 0 1 1 0 0 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 0 0 1 1	1 1 0 0 0 1 0 0
Mnemonic	CLR A	CPL A	RLA	RLC A	R	RRC A	SWAP A
Classifi- cation			Ac	cumulator operation	on instructions		

Page 338 290 292 289 282 280 258 256 263 339 293 283 259 262 340 291 281 257 (direct address) ← (direct address) AND#data (direct address) ← (direct address) AND(A) (direct address) ← (direct address) – 1 (direct address)←(direct address)+1 Description (A)←(A)AND(direct address) r=0 or . r=0~7 (A) ← (A) OR (direct address) ъ P r=0~7 r=0~7 r=0 or 1 r=0~7 Õ Ĩ (DPTR) ← (DPTR)+1 (A)←(A)AND((Rr)) (A) ← (A) AND#data (A)←(A)OR((Rr)) (A) ← (A) AND(Rr) (A) ← (A) OR (Rr) ((Rr))→(((Rr))+1 ((Rr))→((Rr))-1 (Rr) ← (Rr)+1 (Rr)→(Rr)–1 (A) ↔ (A)+1 (A) ← (A) −1 Cycle ~ ~ ~ ~ ~ 2 ~ ~ 2 ~ ~ ~ ~ ~ ~ ~ <u>_</u> ~ Byte ~ ~ 2 ~ ~ <u>____</u> 2 ~ ~ 2 <u>_</u> 2 2 ო ~ 2 ~ ~ 2 ag ag ag ao ag ao <u>ـ</u> 0 2 2 2 0 0 0 2 _ 0 _ 0 <u>_</u> ~ <u>_</u> ~ Б Σ а́ а Σ а Σ æ б Ξ Σ 0 á ~ 0 0 0 0 0 0 <u>_</u> ~ <u>_</u> ~ ~ Instruction code D3 D2 2 а2 0 2 az 2 а 2 0 a2 0 а 2 2 ~ az ~ ~ ~ ~ ~ <u>-</u> ~ ~ ~ ~ аз аз a3 аз аз <u></u> 3 a3 0 0 ~ 0 0 0 0 ~ 0 0 ~ 0 0 0 0 0 ~ 0 4 a4 a4 a4 a4 a4 a4 0 0 0 0 0 ~ 、 . . . ~ 4 ~ <u>____</u> 4 0 0 0 <u>-</u> <u>_</u> D5 as as a5 as as a5 5 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00 0 a6 a6 aß a6 a6 9 9 a6 ~ 0 0 0 0 0 0 0 0 0 ~ ~ ~ ~ ~ <u>_</u> ~ ~ 6 a7 a7 0 a7 a7 0 a7 0 a7 0 0 0 0 0 0 0 0 0 0 0 0 <u>~</u> 0 $\overline{}$ 0 ~ direct,#data #data direct ∢ direct @Rr @R Mnemonic DPTR direct, direct direct ዾ ፳ @Rr @Rr Ŕ ጙ ጟ Ś Ý Ý Ŕ Ś Ś ∢ ∢ DEC DEC DEC DEC ANL ANL ORL ORL S ANL ANL ANL ANL NC S NC NC ORL Classifi-cation Increment & decrement instructions Logical operation instructions

	rage	700	100	VVC	044		343		368	095	60C	367	UUC C	200	170	170		370		, c	0 4	c	320		
C	Description			(diroct oddrocc) (diroct oddrocc)(D(A)	(aliect addless)←(aliect addless)OR(A)		(direct address)←(direct address)OR#data		(A)←(A)XOR(Rr) r=0~7	(A)/ (A)YOD(Airoct address)	(A)→(A)>ON(allect addless)	$(A) \leftarrow (A) \times OR((Rr))$ r=0 or 1		(A)←(A)∧OK#data	(diroct oddrocc) (diroct oddrocc)VOD(A)	(aliect addless)←(aliect addless)∧Or(A)		(direct address)←(direct address)XOR#data			(A)←#uaia		(rt)<-#uata 1=0~/		
	പുവം	Ŧ	-	Ŧ	-		2		-	Ŧ	-	-	-	-	-	-		2		•	-	-	-		
	byte	ç	V	c	N		ი		٢	ć	V	~	c	V	c	N		ი		c	N	c	N		
Instruction code	D7 D6 D5 D4 D3 D2 D1 D0	0 1 0 0 0 1 0 0	17 16 15 14 13 12 11 10	0 1 0 0 0 0 1 0	a7 a6 a5 a4 a3 a2 a1 a0	0 1 0 0 0 0 1 1	a7 a6 a5 a4 a3 a2 a1 a0	17 16 15 14 13 12 11 10	0 1 1 0 1 r2 r1 r0	0 1 1 0 0 1 0 1	a7 a6 a5 a4 a3 a2 a1 a0	0 1 1 0 0 1 1 r	0 1 1 0 0 1 0 0	17 16 15 14 13 12 11 10	0 1 1 0 0 0 1 0	a7 a6 a5 a4 a3 a2 a1 a0	0 1 1 0 0 0 1 1	a7 a6 a5 a4 a3 a2 a1 a0	17 16 15 14 13 12 11 10	0 1 1 1 0 1 0 0	17 16 15 14 13 12 11 10	0 1 1 1 1 1 r2 r1 r0	17 16 15 14 13 12 11 10	0 1 1 1 0 1 0 1	
			ONL A, #uala		ORL MIECL, A		ORL direct,#data		XRL A, Rr	VDI A direct		XRL A, @Rr	<	ARL A, #uala				XRL direct,#data			INUV A, #uala				
Classifi-	cation					l		ical		erati						-	I				Im	me	diat	e da ructi	t

Classifi-				Instruction code	ction c	sode					
cation	≥		D7 D6	D7 D6 D5 D4 D3 D2	04 D3	D2 D1	8	Dyle	റാവം	Description	гаде
l		@ Rr #data	0 1	, T	1 0	1 1	<u>۔</u>	ć	4	//Rrl)\#data r-0 or 1	311
mn lata			l7 l6	15	l4 l3	l2 1	9	1	-		5
nedi set			1 0	0	1	0	0				
ate		4040 #2040	115 114	115 114 113 112 111 110	12 11	l10 l9	8	ო	2	(DPTR)←#data	319
1		#uala	l7 l6	15	l4 l3	l2 1	o				
	CLR	v	1	0	00	0	-	-	-	(C)←0	273
	SETB	С	1 1	0	1 0	0	-	1	1	$(C) \leftarrow 1$	353
	CPL	U	1	-	1	0	-	-	-	$(C) \leftarrow (\overline{C})$	276
		: <u>+</u>	1 0	0	0	0	0	c	c		090
		C, DI	b7 b6	b5	b4 b3	b2 b1	p0	N	V	(C)(-(C))VIND(DIL GUALESS)	707
ratio		::	1 0	-	1	0 0	0	c	c		190
		C /DI	b7 b6	b5	b4 b3	b2 b1	bo	N	V	(C)←(C)AND(DIL AUGLESS)	- 07
		: <u>+</u>	0	۰ ۲	1 0	0	0	ç	c		110
		C , DI	b7 b6	b5	b4 b3	b2 b1	bo	V	V	(c)←(c)Ov(bit address)	5 -
	ā	tiq/ U	1 0	-	00	0	0	c	ç		510
		C ,/DI	b7 b6	be bs b	b4 b3	b2 b1 b0	p0	V	7		242
Bi		- -	1 0	-	00	0	0	ç			010
t tra		C , DI	b7 b6	b5	b4 b3	b2 b1	bo	N	-		0 0
ansf ctio		(1 0	0	1 0	0	0	c	c		000
er		DII, C	b7 b6	b5	b4 b3	b2 b1	bo	V	۷		020
Bit	0 L L U		1	0	1 0	0	0	c			25.4
t ma lati		מו	b7 b6	b5	b4 b3	b2 b1	0q	v	-		5 5 7
anip	۵ ۲	:. 2	1	0	000	0	0	c			V 2 C
u-		DI	b7 b6	b5	b4 b3	b2 b1	p0	N	-	(bit address) ← 0	Z14

	гаде	770	117	316	5	317	315	321		322	300	070	100	170		328		200	070	312	, r , r	010	329	330
	Description		(bit audiess) (−) (bit audiess)	(A)←(Rr) r=0~7		(A)←(alrect address)	(A)←((Rr)) r=0 or 1	(Rr)←(A) r=0~7		(Kr)←(airect address) I=U~/	לאורידיילים (A)	(allediaduless) ← (A)		(allect addless)→(∠Ni) I=0~1		(direct address 1) \leftarrow (direct address 2)			(allect address)←((KL)) I=0 0L1	((Rr))←(A) r=0 or 1		((עו <i>)</i>)→(מוופמי מממופצא) ו=ח חו	(A)←((A)+(DPTR))	(PC)←(PC)+1
	uycie	•	-	-		-	F	-	c	V	•	-	c	V		2		c	V	-	c	V	2	6
	byte	c	N	~	c	N	~	-	c	V	c	N	c	N		с		c	N	-	c	N	-	~
	D6 D5 D4 D3 D2 D1 D0	0	1 bo	1		1 a0	-	1 7	1 TO	1 a0	-	1 a0	1 70	1 a0	-			-	1 a0	<u>۔</u>	<u>۔</u>	1 a0	-	•
ode	D2 D	0	b2 b1	r2 L1	1	a2 a1	-	r2	r2	a2 a1	1	a2 a1	L2 L1	a2 a1	1	a ² a ²	a2 a1	-	a2 a1	1	-	a2 a1	0	0
Instruction code	D3 [0	b3 b	-	0	a3 8	0	-	-	a 3	0	a 3	-	a 3	0	a2 392		0	a 3 8	0	0	a 3	0	C
uctic	D	-	b4	0	0	a 4	0	-	0	a 4	-	a4	0	a 4	0	a^2	а 4	0	a4	-	0	a4	~	C
Instr) D5	-	b5	-	-	a 5	~	-	-	a 5	-	a 5	0	a 5	0	a2 a2		0	a 5	-	-	a 5	0	C
	7 D6	0	7 b6	-	-	7 a6	-	-	0	7 a6	-	7 a6	0	7 a6	0	2 a6		0	7 a6	-	0	7 a6	0	C
	5	-	b7	-	-	a7	-	-	-	a7	-	a7	-	a7	-	a ₇	a, 1	-	a7	-	-	a7	4	-
	Minemonic	<u>ו</u> ב	DIL	A. Rr		A, alrect	A, @Rr	Rr, A		Kr, airect	diroot A	alleci, A		allect, N	: :	direct1,	direct 2	diroct @Dr	ulleci, @ RI	@Rr, A		«NI, UIIECI	: A,@A+DPTR	MOVC A @A+PC
		Ē		NOM		MOV	MOV	MOV		MOV						MOV				MOV			MOVC	MOVO
Classifi-	cation	Bit ma lati instru	on							Dat	a tra	ans	fer i	nsti	uct	ions	\$						Cc v	onsta value ructio

DESCRIPTION OF INSTRUCTIONS

	гаде	363	364	362	365	210	040 0	2 A E	040 0	246						309						347			
	Description	(A);≓(Rr) r=0~7	(A);≓(direct address)	(A);⊐((Rr)) r=0 or 1	(Ao~3);⇒((Rro~3)) r=0 or 1	(SP)←(SP)+1	((SP))←(direct address)	(direct address)←((SP))	(SP)←(SP)−1	(PC)←(PC)+2	(SP)←(SP)+1	((SP))→(PC₀-7)	(SP)←(SP)+1	((SP))←(PC8~15)	(PC0~10)←A0~10	(PC)←(PC)+3	(SP)←(SP)+1	((SP))→(PC0~7)	(SP)←(SP)+1	((SP))←(PC8~15)	(PC0~15)←A0~15	(PC8~15)←((SP))	(SP)←(SP)−1	(PC0~7)←((SP))	(SP)←(SP)−1
	сусіе	-	-	-	-	c	N	c	N	2						2						2			
	byte cycle	-	7	~	-	c	N	c	N	2						3						~			
Instruction code	D7 D6 D5 D4 D3 D2 D1 D0	0 0 0 1 1 r2 r1 r0	1 1 0 0 0 1 0 1 a7 a6 a5 a4 a3 a2 a1 a0	1 1 0 0 0 1 1 r	1 1 0 1 0 1 1 r	1 1 0 0 0 0 0 0	a7 a6 a5 a4 a3 a2 a1 a0	1 1 0 1 0 0 0 0	a7 a6 a5 a4 a3 a2 a1 a0	A10 A9 A8 1 0 0 0 1	A7 A6 A5 A4 A3 A2 A1 A0					0 0 0 1 0 0 1 0	A15 A14 A13 A12 A11 A10 A9 A8	A7 A6 A5 A4 A3 A2 A1 A0				0 0 1 0 0 0 1 0			
	IMINEMONIC	XCH A, Rr	XCH A, direct	XCH A, @Rr	XCHD A, @Rr				POP direct	ACALL addr 11						LCALL addr 16						RET			
Classifi-	cation		ata exc instruct									5	Subi	out	ine	inst	ruct	ions	3						

Instruction code D7 D6 D5 D4 D3 D2 D1 D0	D0 Byte	Cycle	Description
0 0 1 1 0	0 1 0	7	(PC8~15)←((SP))
			(SP)←(SP)−1
			(PC0~7)←((SP))
			(SP)←(SP)−1
			*INTERRUPT ENABLE
A10 A9 A8 0 0 0 0	0 1 7	c	(PC)←(PC)+2
A7 A6 A5 A4 A3 A2 A1 A0		V	(PC0~10)←A0~10
0 0 0 0 0 0 1 0	1 0		
A15 A14 A13 A12 A11 A10 A9 A8	A9 A8 3	7	(PC0~15)←A0~15
A7 A6 A5 A4 A3 A2 A1 A0	A1 A0		
1 0 0 0 0 0 0 0	, 0	c	(PC)←(PC)+2
R7 R6 R5 R4 R3 R2 R1 R0		v	(PC)←(PC)+relative offset
R 0 1 1 1 0 0 1	1 1 1	2	(PC)←(A)+(DPTR)
rel 1 0 1 1 0 1	0 1 3	7	(PC)←(PC)+3
a7 a6 a5 a4 a3 a2	a1 a0		IF (A)⊭(direct address)
R7 R6 R5 R4 R3 R2 R1 R0	R1 R0		THEN
			(PC)←(PC)+relative offset
			IF (A)<(direct address)
			THEN
			(C)←1
			ELSE
			, (

Classifi-	Macana	Instruction code		Docoritation	
cation		D7 D6 D5 D4 D3 D2 D1 D0			r age
	CJNE A, #data, rel	1 0 1 1 0 1 0 0	3 2	(PC)←(PC)+3	266
		17 16 15 14 13 12 11 10		IF (A)≠#data	
		R7 R6 R5 R4 R3 R2 R1 R0		THEN	
				(PC)←(PC)+relative offset	
				IF (A)<#data	
I				THEN	
Brai				(C)←1	
nchi				ELSE	
ng i				(C)←0	
nstr	CJNE Rr,#data,rel	1 0 1 1 1 r2 r1 r0	3 2	(PC)←(PC)+3	270
uct		17 16 15 14 13 12 11 10		IF (Rr)≠#data r=0~7	
ions		R7 R6 R5 R4 R3 R2 R1 R0		THEN	
3				(PC)←(PC)+relative offset	
				IF (A)<#data r=0~7	
				THEN	
				(C)←1	
				ELSE	
				(C)←0	

OPT D6 D5 D4 D3 D2 D1 D0 @Rr, #data, 1 0 1 1 r			Buto Curlo	Description	
-	D2 D1 D0		Cycle	Description	гауе
	1 1 r	с	2	(PC)←(PC)+3	264
17 16 15 14 13 12	l2 1 0			IF ((Rr))≠#data r=0 or 1	
R7 R6 R5 R4 R3 R2 R1 R0	R2 R1 R0			THEN	
				(PC)←(PC)+relative offset	
				IF ((Rr))<#data r=0 or 1	
				THEN	
				(C)←1	
				ELSE	
				(C)←0	
1 1 0 1 1	r2 r1 r0	2	2	(PC)←(PC)+2	285
R7 R6 R5 R4 R3 R2 R1 R0	R2 R1 R0			$(Rr) \leftarrow (Rr) - 1$ $r = 0 \sim 7$	
				IF (Rr)≠0 r=0~7	
				THEN	
				(PC)←(PC)+relative offset	
1 1 0 1 0	1 0 1	ю	2	(PC)←(PC)+3	287
a7 a6 a5 a4 a3 a	az a1 a0			(direct address)←(direct address)–1	
R7 R6 R5 R4 R3 R2 R1 R0	R2 R1 R0			IF (direct address)≠0	
				THEN	
				(PC)←(PC)+relative offset	
0 1 1 0 0	0 0 0	2	2	(PC)←(PC)+2	307
R7 R6 R5 R4 R3 R2 R1 R0	R2 R1 R0			IF (A)=0	
				THEN	
				(PC)←(PC)+relative offset	

Mnemonic		Instruction code	Byte Cycle	Cycle	Description	Page
D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 E	g	,	,	-	,
rel 0 1 1 1 0 0 0 0	1 1 1 0 0 0	0	7	2	(PC)←(PC)+2	305
R7 R6 R5 R4 R3 R2 R1 R0	R7 R6 R5 R4 R3 R2 R1 F	2			IF (A)≠0	
					THEN	
					$(PC) \leftarrow (PC) + relative offset$	
rel 0 1 0 0 0 0	10000	0	2	2	(PC)←(PC)+2	298
R7 R6 R5 R4 R3 R2 R1 R0	R7 R6 R5 R4 R3 R2 R	Ro			IF (C)=1	
					THEN	
					(PC) \leftarrow (PC)+relative offset	
rel 0 1 0 1 0 0	1 0 1 0 0	0	2	2	(PC)←(PC)+2	303
R7 R6 R5 R4 R3 R2 R1 R0	R7 R6 R5 R4 R3 R2 R	Ro Ro			IF (C)=0	
					THEN	
					$(PC) \leftarrow (PC) + relative offset$	
bit, rel 0 0 1 0 0 0	0 1 0 0 0	0	ო	2	(PC)←(PC)+3	294
b7 b6 b5 b4 b3 b2 b1	b6 b5 b4 b3 b2	1 b0			IF (bit address)=1	
R7 R6 R5 R4 R3 R2 R1	R7 R6 R5 R4 R3 R2 F	R1 R0			THEN	
					(PC) \leftarrow (PC)+relative offset	
bit, rel 0 0 1 1 0 0	0 1 1 0	0	ю	7	(PC)←(PC)+3	301
b7 b6 b5 b4 b3 b2 b1 b0	b7 b6 b5 b4 b3 b2	b1 b0			IF (bit address)=0	
R7 R6 R5 R4 R3 R2 R1	R7 R6 R5 R4 R3 R2	R1 R0			THEN	
					(PC)←(PC)+relative offset	
bit, rel 0 0 0 1 0 0	0 0 1 0 0	0 0	3	2	(PC)←(PC)+3	296
b7 b6 b5 b4 b3 b2 b1	b6 b5 b4 b3	b1 b0			IF (bit address)=1	
R7 R6 R5 R4 R3 R2 R1	R7 R6 R5 R4 R3 R2	R1 R0			THEN	
					(bit address)←0	
					(PC)←(PC)+relative offset	

and	L age	334	333	332	331	336
		r=0 or 1		r=0 or 1		
Description	Indinden	EXTERNAL RAM	EXTERNAL RAM	EXTERNAL RAM	EXTERNAL RAM	
		(A)←((Rr))	(A)→((DPTR))	((Rr))←(A)	((DPTR))→(A)	(PC)+1
	Cycle	2	2	2	2	~
Rvto	Dyte	-	1	1	-	~
	D7 D6 D5 D4 D3 D2 D1 D0	<u> </u>	0	L	0	0
e	5	-	0	-	0	0
Instruction code	02	0	0	0	0	0
ion	ñ	0	0	0	0	0
L	5	0	0	-	-	0
Inst	Ъ С	-	-	-	-	0
	ğ	-	-	-	-	0
	ò	-	-	-	~	0
Macman		MOVX A, @Rr	MOVX A, @DPTR	MOVX @Rr, A	MOVX @DPTR, A	Q
Classifi-	cation	External memory instructions			uctions	Other instruction

DESCRIPTION OF INSTRUCTIONS
7.5 Detailed Description of MSM80C154S/MSM83C154S Instructions

Note: "direct address" is represented as "data address" in this detailed description.

	•					•			
	7							0	
Instruction code	: A10	A9	A8	1	0	0	0	0	Byte 1
	7							0	
Call address	A7	A6	A5	A4	Аз	A2	A1	Ao	Byte 2
Operations	(SP) ((SP (SP) ((SP	←(PC) ←(SP)))←(P(←(SP)))←(P())←(P(+1 Co~7) +1 C8~15)						
Number of bytes	: 2								
Number of cycles	: 2								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Р	
(PSW)									
Description	addr The by 1 this i the in	ess) in progra 1-bit pa nstruc	the s m cou age ac tion m ion is	tack fo inter o ddress just al place	ollowir lata P s data ways l d at ac	ng an Co~10 Ao~10 be wit ddress	increr follow . The hin th s X7F	nent c ving P desti e 2K t EH or	alue (return operation. C+2 is replaced nation address for oyte page, but if X7FFH, execution age.

1. ACALL code address (Absolute call within 2K bytes page)

2. ADD A, #data (Add immediate data)



3. ADD A, @Rr (Add indirect address)

	7	0								
Instruction code	: 0 0 1 0 0 1 1	r Byte 1								
Operation	: (A)←(A)+((Rr)) r=0 or 1									
Number of bytes	: 1									
Number of cycles	: 1									
Flags	: C AC F0 RS1 RS0 OV F1	Р								
(PSW)	• • •	•								
Description	: The data memory location contents addressed by the register r contents are added to the accumulator. The result is placed in the accumulator, and the flags are updated.									
Example ADD A, @R0										
	7 0									
Instruction code	: 0 0 1 0 0 1 1 0 Byte 1									
	Before execution After execution Accumulator Accumulator									
	0 1 0 0 1 1 0 1 1 0 1 1	0 1 1 0								
	7 0 7	0								
	Register 0 Register 0									
	01011100 0101	1 1 0 0								
	7 0 7	0								
	5CH 5CH									
	0 1 1 0 1 0 0 1 0 1 1 0	1 0 0 1								
	7 0 7	0								

4. ADD A, Rr (Add register)

	7			0			
Instruction code	: 0 0 1	0 1	r 2 r 1	ro Byte 1			
Operation	: (A)←(A)+(Rr) r=	0 thru 7					
Number of bytes	: 1						
Number of cycles	: 1						
Flags	: C AC F0	RS1 RS0	OV F1	P			
(PSW)	• •		•	•			
Description	: The register r cor is placed in the a			accumulator. The result gs are updated.			
Example ADD A, R6							
	7	0					
Instruction code	: 0 0 1 0 1 1	1 0 Byte	1				
	Before execut Accumulator			After execution ccumulator			
	0 1 0 1 0 1	0 0 1	0 1 1 0	0 0 1			
	7	0 7		0			
	Register 6	م	Register 6				
	0 1 0 1 1 1		1011	1 0 1			
	7	0 7		0			

5. ADD A, data address (Add memory)

	7 0
Instruction code	: 0 0 1 0 0 1 0 1 Byte 1
	7 0
Data address	a7 a6 a5 a4 a3 a2 a1 a0 Byte 2
Operation	: (A)←(A)+(data address)
Number of bytes	: 2
Number of cycles	: 1
Flags	: C AC F0 RS1 RS0 OV F1 P
(PSW)	• • • • • •
Description Example ADD A, P1	: The specified data address contents are added to the accumulator. The result is placed in the accumulator, and the flags are updated.
	7 0
Instruction code	: 0 0 1 0 0 1 0 1 Byte 1
	7 0 1 0 1 0 0 0 Byte 2
	Before executionAfter executionAccumulatorAccumulator
	0 1 1 1 0 0 1 0 0 0 1 1 1 0 0 0
	7 0 7 0
	Port 1(90H) Port 1(90H)
	7 0 7 0

6. ADDC A, #data (Add carry plus immediate data to accumulator)



7. ADDC A, @Rr (Add carry plus indirect address to accumulator)

	7 0
Instruction code	: 0 0 1 1 0 1 1 r Byte 1
Operation	: (A)←(A)+(C)+((Rr)) r=0 or 1
Number of bytes	: 1
Number of cycles	: 1
Flags	: C AC F0 RS1 RS0 OV F1 P
(PSW)	• • • • •
Description	: The carry flag is added to the accumulator, and the contents of data memory location addressed by the register r contents are added to the accumulator. The result is placed in the accumulator, and the flags are updated.
Example ADDC A, @R0	
Instruction code	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
	_6BH6BH
	0 1 1 1 1 0 1 1 0 1 1 1 0 1 1
	Carry flag Carry flag

8. ADD A, Rr (Add carry plus register to accumulator)



9. ADDC A, data address (Add carry plus memory to accumulator)

		7							0	_	
Instruction code	:	0	0	1	1	0	1	0	1	Byte 1	
		7							0		
Data address		a7	a 6	a 5	a4	аз	a 2	a 1	a 0	Byte 2	
Operation	:	(A)←	(A)+(C	C)+(da	ata ad	dress)			-	
Number of bytes	:	2									
Number of cycles	:	1									
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ		
(PSW)		•	•				•		•		
Description		data	addre	ss cor	ntents	are a	dded	to that	t resul	d the specified t. The result is updated.	
Example ADDC A, 45H											
		7			0	1					
Instruction code	:	0 0	1 1	0 1	0 1	Byte	e 1				
		7			0	1					
		0 1	0 0	0 1	0 1	Byte	e 2				
			efore e umula		ion		After execution Accumulator				
		0 0	1 1	0 0	1 1		10	0 1 (00	1 0	
		7			0		7			0	
		45				1 Г	45H	~ .			
			0 1	1 1		JL	0 1 0	0 1	11	1 0	
		7 Car	ry flag		0		7 Carry	flag		0	
		1]				0				

	7	0							
Instruction code	: A10 A9 A8 0 0 0	0 1 Byte 1							
	7	0							
Call address	A7 A6 A5 A4 A3 A2	A1 A0 Byte 2							
Operations	: (PC)←(PC)+2 (PC0~10)←A0~10								
Number of bytes	: 2								
Number of cycles	: 2								
Flags	: C AC F0 RS1 RS0 OV	F1 P							
(PSW)									
Description	: After an increment ,the program counter PCo~10 is replaced by 11-bit page address data Ao~10. The destination address for this instruction must always be within the 2K byte page, but if the instruction is placed at address X7FEH or X7FFH, execution proceeds from the jump address on the next page.								

10. AJMP code address (Absolute jump within 2K byte page)

11. ANL A, #data (Logical AND immediate data to accumulator)

	7	0
Instruction code	: 0 1 0 1 0 1 0	0 Byte 1
	7	0
#data	l7 l6 l5 l4 l3 l2 l1	lo Byte 2
Operation	: (A)←(A) AND #data	
Number of bytes	: 2	
Number of cycles	: 1	
Flags	: C AC F0 RS1 RS0 OV F1	Р
(PSW)		•
Description	: The logical AND between an 8-bit immer accumulator contents is determined. The accumulator and the flag is updated.	
Example ANL A, #0AH	5 .	
	7 0	
Instruction code	: 0 1 0 1 0 1 0 0 Byte 1	
	7 0 0 0 0 0 1 0 1 0 Byte 2	
	Before execution After exe Accumulator Accumulato	
	1 0 1 1 1 0 1 7 0 7	0 0 0

12. ANL A, @Rr (Logical AND indirect address to accumulator)



13. ANL A, Rr (Logical AND register to accumulator)



7 0 0 Instruction code 1 0 1 Byte 1 ÷ 0 1 0 1 7 0 Data address a7 a6 **a**5 a4 аз a2 **a**1 **a**0 Byte 2 Operation : (A)←(A) AND (data address) Number of bytes : 2 Number of cycles : 1 Flags : С AC F0 RS1 RS0 OV F1 Ρ (PSW) • Description : The logical AND between the accumulator contents and the specified data address contents is determined. The result is placed in the accumulator and the flag is updated. Example ANL A, P1 7 0 : 0 1 0 1 0 1 0 1 Instruction code Byte 1 7 0 1 0 0 1 0 0 0 0 Byte 2 Before execution After execution Accumulator Accumulator 1 1 1 0 0 1 0 1 1 0 1 0 0 1 0 1 0 7 7 0 Port 1 Port 1 1 0 1 0 1 1 1 1 1 1 0 1 0₁1 1 1 1 7 7 0 0

14. ANL A, data address (Logical AND memory to accumulator)

15. ANL C, bit address (Logical AND bit to carry flag)

	7		0
Instruction code	: 1 0 0	0 0 1	0 Byte 1
	7		0
Bit address	b7 b6 b5 k	4 b3 b2 b1	bo Byte 2
Operation	: (C) \leftarrow (C) AND (bit a	ddress)	
Number of bytes	: 2		
Number of cycles	: 2		
Flags	: C AC F0 R	S1 RS0 OV F1	Р
(PSW)	•		
Description	: The logical AND be		
	flag.	determined. The re	sult is placed in the carry
Example ANL C, ACC.5			
	7	0	
Instruction code	: 1 0 0 0 0 1	0 Byte 1	
	7	0	
	1 1 1 0 0 1 0	1 Byte 2	
	Before executior	After exe	ecution
	Carry flag	Carry flag	
	1	0	
	Accumulator	Accumulat	or
	1 0 0 1 1 0 1		1 0 1 0
	7 5	0 7 5	0

16. ANL C,/bit address (Logical AND complement bit to carry flag)



17. ANL data address, #data (Logical AND immediate data to memory)

		7							0	_
Instruction code	:	0	1	0	1	0	0	1	1	Byte 1
		7							0	_
Data address		a7	a 6	a 5	a 4	a3	a2	a 1	a 0	Byte 2
		7							0	_
#data		17	l 6	I 5	I 4	Із	l 2	I 1	lo	Byte 3
Operation	:	(data	addre	ess)←	(data	addre	ss) Al	ND #d	ata	
Number of bytes	:	3								
Number of cycles	:	2								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	_
(PSW)										
Description Example ANL DPH, #0AAH	: The logical AND between an 8-bit immediate data value and the specified data address contents is determined. The result is placed in the specified data address.									
		7			0					
Instruction code	:	0 1	0 1	0 0	1 1	Byte	e 1			
		7			0					
		1 0	0 0	0 0	1 1	Byte	92			
		7			0	1				
		1 0	1 0	1 0	1 0	Byte	93			
		Be DPH	efore e H	execut	tion		Aft DPH	er exe	cutior	۱
			1 1	1 1	1 1			10	10	1 0
		7			0	-	7			0

18. ANL data address, A (Logical AND accumulator to memory)

	7	0
Instruction code	: 0 1 0 1	0 0 1 0 Byte 1
	7	0
Data address	a7 a6 a5 a4	a3 a2 a1 a0 Byte 2
Operation	: (data address)←(data	address) AND (A)
Number of bytes	: 2	
Number of cycles	: 1	
Flags	: C AC F0 RS1	RS0 OV F1 P
(PSW)		
Description Example ANL TCON, A		een the accumulator and the specified is determined. The result is placed in the s.
	7 0	
Instruction code	: 0 1 0 1 0 0 1 0	Byte 1
	7 0	7
	1 0 0 0 1 0 0 0	Byte 2
	Before execution Accumulator 0 1 0 1 0 1 0 7 0 7 0 0 1 0 1 0 1 0 1 1 0 1 0 1 1 0 7 0 1 1 0 1 0 1 1 0 1 7 0 1 1 0 1 0 1 0 1	After execution Accumulator 0 1 0 1 0 7 0 TCON 0 0 1 0 0 7 0 0 0 0 7 0 0 0 0 7 0 0 0 0

19. CJNE @Rr, #data, code address

(Compare indirect address to immediate data, jump if not equal)

		7							0	_
Instruction code	:	1	0	1	1	0	1	1	r	Byte 1
		7							0	-
#data		17	l 6	I 5	 4	Із	l 2	I 1	lo	Byte 2
		7							0	_
Relative offset		R7	R6	R5	R4	R3	R2	R1	R٥	Byte 3
Operations		ÌF ((R THEN (PC)€	–(PC) (r))<#c 1	data r +rela	tive of	fset				
Number of bytes	:	3								
Number of cycles	:	2								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)		•								
Description	: The data memory location contents addressed by the register r contents are compared with an immediate data value. Control is shifted to a relative jump address if the compared data is not equal. If the compared data is equal, control is shifted to the									

next address following this instruction. The carry flag is set to 1 if the immediate data value is greater than the specified address

contents, but is set to 0 if otherwise.



20. CJNE A, #data, code address

(Compare immediate data to accumulator, jump if not equal)

	7							0	
Instruction code	: 1	0	1	1	0	1	0	0	Byte 1
	7							0	_
#data	17	l 6	I 5	4	Із	I 2	I 1	ю	Byte 2
	7							0	_
Relative offset	R7	R6	R5	R4	Rз	R2	R1	R0	Byte 3
Operations	THEI (PC))≠#dat N ←(PC))<#dat N -1 Ξ	a)+rela	tive of	fset				
Number of bytes	: 3								
Number of cycles	: 2								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)	•								
Description	data the c	value, ompar	and o ed da	contro ta is r	l is sh not eq	ifted to ual. If	a rel the co	lative ompar	an immediate jump address if ed data is equal, this instruction.

The carry flag is set to 1 if the immediate data value is greater than the accumulator contents, but is set to 0 if otherwise.

266



21. CJNE A, data address, code address (Compare memory to accumulator, jump if not equal)

		7							0	
Instruction code	:	1	0	1	1	0	1	0	1	Byte 1
		7							0	
Data address		a 7	a 6	a 5	a4	аз	a 2	a 1	a 0	Byte 2
		7							0	
Relative offset		R7	R6	R5	R4	R3	R2	R1	R٥	Byte 3
Operations		ÌF (Á) THEN (PC)∢	–(PC) <(data I 1	a addi +relat	tive of	fset				
Number of bytes	:	3								
Number of cycles	:	2								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)		٠								
Description	: The accumulator contents are compared with the specified data address contents, and control is shifted to a relative jump address if the compared data is not equal. If the compared data is equal, control is shifted to the next address following this instruction. The carry flag is set to 1 if the specified data									

but is set to 0 if otherwise.

address contents are greater than the accumulator contents,



22. CJNE Rr, #data, code address (Compare immediate data to register, jump if not equal)

		7							0	
Instruction code	:	1	0	1	1	1	r 2	r 1	r 0	Byte 1
		7							0	_
#data		17	l 6	I 5	4	Із	I 2	I 1	lo	Byte 2
		7							0	-
Relative offset		R7	R6	R5	R4	R3	R2	R1	R0	Byte 3
Operations		(PC) ← IF ((R THEN (PC) ← IF ((R THEN (C) ← ELSE (C) ←	r))≠#c N (PC) r))<#c N 1	lata r +relat	tive of	fset				
Number of bytes	:	3								
Number of cycles	:	2								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)		•								
Description			-				-			immediate address i

: The register r contents are compared with an immediate data value, and control is shifted to a relative jump address if the compared data is not equal. If the compared data is equal, control is shifted to the next address following this instruction. The carry flag is set to 1 if the immediate data value is greater than the register r contents, but is set to 0 if otherwise.



23. CLR A (Clear accumulator)



24. CLR C (Clear carry flag)



25. CLR bit address (Clear bit)

	7							0	
Instruction code	: 1	1	0	0	0	0	1	0	Byte 1
	7							0	
Bit address	b7	b6	b5	b4	bз	b2	b1	bo	Byte 2
Operation	: (bit a	ddres	s)←0						
Number of bytes	: 2								
Number of cycles	: 1								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)									
Description	: The	specifi	ed bit	addre	ess co	ntent	is clea	ared to	0.
Example CLR P1.5									
	7			0					
Instruction code	: 1 0	0 0	0 0	1 0	Byte	e 1			
	7			0	-				
	1 1	1 0	0 1	0 1	Byte	2			
					-	٨ 44			
	Por	efore e t 1	execu	lon		Port 1	er exe I	cutior	1
	1 1	[<u>1</u>] 1	1 1	1 1] [·	1 1 [[<u>)</u> 1 '	111	1 1
	7	5		0		7 (5		0

26. CPL A (Complement accumulator)



27. CPL C (Complement carry flag)



28. CPL bit address (Complement bit)



29. DA A (Decimal adjust accumulator)

	_ 7	0
Instruction code	: 1 1 0 1 0 1	0 0 Byte 1
Operations	: 10 ⁰ +6←(AC)=1 or 10 ⁰ >10	
	$\begin{array}{c} 10^{1}+6\\ (C)\leftarrow 1 \end{array} \right\} \leftarrow (C)=1 \text{ or } 10^{1}>10$	
Number of bytes	: 1	
Number of cycles	: 1	
Flags	: C AC F0 RS1 RS0 OV	F1 P
(PSW)	•	•
Description	: The arithmetic operation result loca following an addition between two 2 converted to a normal decimal num accumulator bits 0 thru 3 (10 ⁰ digit) the auxiliary carry (AC) is 1, 6 is add thru 3. And if the contents of accum exceed 9, or if the result obtained b lower order digits after compensation carry flag is 1, 6 is added to the data 7. The flags are also updated.	2-digit decimal number is ber. When the contents of are greater than 9, or when ded to accumulator bits 0 nulator bits 4 thru 7 (10 ¹ digit) y adding a carry from the on is greater than 9, or if the

Example DA A

Instruction code

7 0 : 1 1 0 1 0 1 0 0 B	yte 1
Before execution	After execution Accumulator
1 0 1 1 0 1 0 1	0 0 0 1 0 1 0 1
7 0	7 0
<u> </u>	<u> </u>
0 0	1 0
Before execution Accumulator	After execution
0 0 1 1 0 0 0 1	
7 0	7 0
C AC	C AC
1 1	1 1
Before execution Accumulator	After execution Accumulator
1 0 0 1 1 1 0 0	0 0 0 0 0 0 1 0
7 0	7 0
C AC 0 0	C AC 1 0

30. DEC @Rr (Decrement indirect address)



31. DEC A (Decrement accumulator)


32. DEC Rr (Decrement register)



33. DEC data address (Decrement memory)

		7							0	_
Instruction code	:	0	0	0	1	0	1	0	1	Byte 1
		7							0	-
Data address		a7	a6	a 5	a4	аз	a2	aı	a 0	Byte 2
Operation	:	(data	addre	ess)←	(data	addre	ess)–1			
Number of bytes	:	2								
Number of cycles	:	1								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)										
Description	:	The s	pecifi	ed da	ta ado	lress	conter	nts are	e decr	emented by 1.
Example DEC 5AH										
		7			0	1				
Instruction code	:	0 0	0 1	0 1	0 1	Byte	ə 1			
		7			0					
		0 1	0 1	1 0	1 0	Byte	e 2			
		Bo	fore e	vocut	ion		Λ ft	or ovo	cutior	`
		5AH		ACCUI			5AH		cution	1
		1 1	1 1	1 1	1 1] [11	1 1 ₁	11	1 0
		7			0	. L	7	I		0

34. DIV AB (Divide accumulator by B)



35. DJNZ Rr, code address (Decrement register, and jump if not zero)

		7							0	
Instruction code	:	1	1	0	1	1	r 2	r 1	r 0	Byte 1
		7							0	
Relative offset		R7	R6	R5	R4	R3	R2	R1	R0	Byte 2
Operations	(R IF TI	Rr)← (Rr HEN	Í	1 r	=0 thr					
Number of bytes	: 2									
Number of cycles	: 2									
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)										
Description	: The register r contents are decremented by 1. Control is shifted to a relative jump address if the register r contents are not 0 as a result of the decrement. Control is shifted to the next address									

following this instruction if the result is 0.



36. DJNZ data address, code address (Decrement memory, and jump if not zero)

		7							0	
Instruction code	:	1	1	0	1	0	1	0	1	Byte 1
		7							0	
Data address		a7	a 6	a 5	a4	аз	a 2	a 1	a 0	Byte 2
		7							0	_
Relative offset		R7	R6	R5	R4	R3	R2	R1	R0	Byte 3
Operations	: (PC)←(PC)+3 (data address)←(data address)–1 IF (data address)≠0 THEN (PC)←(PC)+relative offset									
Number of bytes	: :	3								
Number of cycles	: :	2								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)										
Description		Contro conte	ol is s nts ar	hifted e not	to a r 0 as a	elative resul	e jump t of th	o addr e dec	ess if remer	emented by 1. data address nt. Control is uction if the result



37. INC @Rr (Increment indirect address)



38. INC A (Increment accumulator)



39. INC DPTR (Increment data pointer)



40. INC Rr (Increment register)



41. INC data address (Increment memory)

	7							0	
Instruction code	: C	0	0	0	0	1	0	1	Byte 1
	7							0	-
Data address	а	7 a 6	a 5	a4	аз	a2	aı	a 0	Byte 2
Operation	: (da	ta addre	ess)←	(data	addre	ss)+1			
Number of bytes	: 2								
Number of cycles	: 1								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)									
Description	: The	e specifi	ed da	ta ado	lress o	conter	nts are	e incre	mented by 1.
Example INC P1									
	7			0					
Instruction code	: 0	0 0 0	0 1	0 1	Byte	1			
	7			0	-				
Data address	: 1	001	0 0	0 0	Byte	2			
					-	٨ 44			
		Before e ort 1	execu	ION		Port 1	er exe I	cutior	1
	0	0 0 0	1 1	1 1] [00) 1 ₁ 0	0 0 0	0 0
	7			0	7	7			0

42. JB bit address, code address (Jump if bit is set)

		7							0	
Instruction code	:	0	0	1	0	0	0	0	0	Byte 1
		7							0	_
Bit address		b7	b6	b5	b4	b3	b2	b1	b0	Byte 2
		7							0	_
Relative offset		R7	R6	R5	R4	R3	R2	R1	R0	Byte 3
Operations		(PC)∢ IF (bit THEN (PC)∢	addre N	ess)=		fset				
Number of bytes	:	3								
Number of cycles	:	2								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Р	_
(PSW)										
Description		addre	ess col ol is s	ntent hifted	is 1.					the specified bit g this instruction if



43. JBC bit address, code address (Jump and clear if bit is set)

		7							0	
Instruction code	:	0	0	0	1	0	0	0	0	Byte 1
		7							0	_
Bit address		b7	b6	b5	b4	bз	b2	b1	bo	Byte 2
		7							0	
Relative offset		R7	R6	R5	R4	Rз	R2	R1	R0	Byte 3
Operations	:	(PC) IF (bit THEN (bit ac (PC)	addre I Idress	ess)= s)←0		fset				
Number of bytes	:	3								
Number of cycles	:	2								
Flags	:	С	AC	F0	RS1	RS0	٥V	F1	Ρ	
(PSW)										
Description		addre	ss coi ol is s	ntent hifted	is 1, a	ind tha	at bit i	s clea	red to	the specified bit 0. g this instruction if



44. JC code address (Jump if carry is set)

	7							0	_
Instruction code	: 0	1	0	0	0	0	0	0	Byte 1
	7							0	-
Relative offset	R7	R6	R5	R4	R3	R2	R1	R0	Byte 2
Operations	IF (C THE	,		tive of	fset				
Number of bytes	: 2								
Number of cycles	: 2								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Ρ	_
(PSW)									
Description	Cont		hifted						the carry flag is 1. g this instruction if



45. JMP @A + DPTR (Jump to sum of accumulator and data pointer)



46. JNB bit address, code address (Jump if bit is not set)

		7							0	
Instruction code	:[0	0	1	1	0	0	0	0	Byte 1
	_	7							0	
Bit address		b7	b6	b5	b4	bз	b2	b1	b0	Byte 2
	_	7							0	
Relative offset		R7	R6	R5	R4	Rз	R2	R1	R0	Byte 3
Operations	: (PC)←(PC)+3 IF (bit address)=0 THEN (PC)←(PC)+relative offset									
Number of bytes	: 3	3								
Number of cycles	: 2	2								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)										
Description	a	addre	ss coi	ntent	is 0, b		fted to			the specified bit ddress following



47. JNC code address (Jump if carry is not set)





7 0 0 Instruction code 1 1 1 0 0 0 0 Byte 1 : 7 0 Relative offset R7 R6 R5 R4 Rз R2 R1 R0 Byte 2 Operations : (PC)←(PC)+2 IF (A)≠0 THEN (PC)←(PC)+relative offset Number of bytes : 2 : 2 Number of cycles Flags : C AC F0 RS1 RS0 OV F1 Ρ (PSW) Description : Control is shifted to a relative jump address if the accumulator contents are not 0. Control is shifted to the next address following this instruction if the contents are 0.

48. JNZ code address (Jump if accumulator is not 0)



7 0 0 0 Instruction code 1 1 0 0 0 0 Byte 1 : 7 0 Relative offset R7 R6 R5 R4 Rз R2 R1 R0 Byte 2 Operations : (PC)←(PC)+2 IF (A)=0 THEN (PC)←(PC)+relative offset Number of bytes : 2 Number of cycles : 2 Flags : C AC F0 RS1 RS0 OV F1 Ρ (PSW) Description : Control is shifted to a relative jump address if the accumulator contents are 0. Control is shifted to the next address following this instruction if the contents are not 0.

49. JZ code address (Jump if accumulator is not 0)



		7							0	
Instruction code	:	0	0	0	1	0	0	1	0	Byte 1
		7							0	
Call address		A15	A14	A13	A12	A11	A10	A9	A8	Byte 2
		7							0	_
Call address		A7	A6	A5	A4	Аз	A2	A1	Ao	Byte 3
Operations	:	(PC) ← (SP) ← ((SP)) (SP) ← ((SP)) (PC0-	–(SP))←(P(–(SP))←(P(+1 Co~7) +1 C8~15)						
Number of bytes	:	3								
Number of cycles	:	2								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)										
Description	:	pushe Call a progra	ed in t ddres am co	he sta s Ao~ ounter	ack fol 15 spe PC0~	lowing ecified 15.	g an ir by op	ocremo eranc	ent. I are p	ddress) are blaced in the

50. LCALL code address (Long call)

This instruction is capable of call to anywhere within the entire range of 64K words.

51. LJMP code address (Long jump)



7 0 0 Instruction code 1 1 1 Byte 1 : 1 0 1 r 7 0 Data address 17 **l**6 15 **I**4 lз 12 11 10 Byte 2 Operation : ((Rr)) ← #data r=0 or 1 Number of bytes : 2 Number of cycles : 1 Flags : C AC F0 RS1 RS0 OV F1 Ρ (PSW) Description : An 8-bit immediate data value is copied to the data memory location addressed by the register r contents. Example MOV @R1, #0AAH 7 0 : 0 1 1 1 0 1 1 1 Instruction code Byte 1 7 0 1010,1010 Byte 2 Before execution After execution Register 1 Register 1 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 7 7 0 6AH 6AH 0 1 1 1 0 1 1 1 1 0 1 0 1 0 1 0 7 7 0 0

52. MOV @Rr, #data (Move immediate data to indirect address)

53. MOV @Rr, A (Move accumulator to indirect address)

Instruction code

Operation

Number of bytes

Number of cycles

Flags

(PSW)

Description

7 0 1 : 1 1 1 0 1 1 r Byte 1 : ((Rr))←(A) r=0 or 1 : 1 : 1 : C AC F0 RS1 RS0 OV F1 Ρ

: The accumulator contents are copied to the data memory location addressed by the register r contents.

Example MOV @R0, A

Instruction code

	7							0	
:	1	1	1	1	0	1	1	0	Byte 1

Before execution Register 0	After execution Register 0
0 1 1 0 1 1 0 0	0 0 1 1 0 1 1 0 0
7 (0 7 0
6CH	6CH
1 0 1 1 1 0 1 [·]	1 0 1 0 1 0 1 0 1
7 (0 7 0
Accumulator	Accumulator
0 1 0 1 0 1 0 1	1 0 1 0 1 0 1 0 1
7 (0 7 0

54. MOV @Rr, data address (Move memory to indirect address)



55. MOV A, #data (Move immediate data to accumulator)

	7		0
Instruction code	: 0 1 1	1 0 1 0	0 Byte 1
	7		0
#data	l7 l6 l5	l4 l3 l2 l1	lo Byte 2
Operation	: (A)←#data		
Number of bytes	: 2		
Number of cycles	: 1		
Flags	: C AC FO F	S1 RS0 OV F1	P
(PSW)			•
Description	: An 8-bit immediate flag is updated.	data is copied to the	accumulator, and the
Example MOV A, #05H			
Instruction code	7 : 0 1 1 1 0 1 0 7	0 0 Byte 1 0	
	00000010		
	Before executio	After exe	
	0 1 1 1 ₁ 0 1 1 7	1 0 0 0 0 0 0 0 7	0 1 0 1

56. MOV A, @Rr (Move indirect address to accumulator)

Instruction code

Operation

Number of bytes

Number of cycles

Flags

(PSW)

Description

7 0 1 1 1 0 0 1 1 r Byte 1 : : (A)←((Rr)) r=0 or 1 : 1 : 1 : C AC F0 RS1 RS0 OV F1 Ρ •

: The data memory location contents addressed by the register r contents are copied to the accumulator, and the flag is updated.

Example MOV A, @R0

Instruction code

	7					0				
:	1	1	1	0	0	1	1	0	Byte 1	

Before execution Register 0	After execution Register 0				
0 1 1 1 0 0 1 0	0 1 1 1 0 0 1 0				
7 0	7 0				
72H	72H				
1 0 1 1 <mark>0 1 1 1</mark>	10110111				
7 0	7 0				
Accumulator	Accumulator				
0 1 0 0 1 1 0 0	10110111				
7 0	7 0				

57. MOV A, Rr (Move register to accumulator)



58. MOV A, data address (Move memory to accumulator)


59. MOV C, bit address (Move bit to carry flag)

	7							0	
Instruction code	: 1	0	1	0	0	0	1	0	Byte 1
	7							0	
Bit address	b7	b6	b5	b4	bз	b2	b1	bo	Byte 2
Operation	: (C)←	-(bit a	ddress	5)	_				
Number of bytes	: 2								
Number of cycles	: 1								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)	•								
Description	: The	specifi	ed bit	addre	ess co	ntent	is cop	ied to	the carry flag.
Example MOV C, P3.4									
	7			0					
Instruction code	: 1 0	1 0	0 0	1 0	Byte	e 1			
	7			0	1				
	1 0	1 1	0 1	0 0	Byte	2			
					1				
	Bi Por	efore e t 3	execut	ion		Afte Port 3		cutior	1
		0 1	0 1	1 0	1 [01 [,]	1 0
	7	4	1	0		7	4		0
	Ca	ry flag	J		F	Carry	flag		
	0					1			

	7							0	
Instruction code	: 1	0	0	1	0	0	0	0	Byte 1
	7							0	
#data	I15	I 14	I 13	I 12	<mark> </mark> 11	I 10	I 9	18	Byte 2
	7							0	1
#data	17	l 6	I 5	4	Із	I 2	l1	lo	Byte 3
Operation		R)←#c l)←l8~1)←l0~7	15						
Number of bytes	: 3	,							
Number of cycles	: 2								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)									
Description				te dat	a valu	e is c	opied	to the	e data pointer
	(DPF	I·DPL).							
Example MOV DPTR, #0AF5H									
	7			0					
Instruction code	: 1 0	0 1	0 0	0 0	Byte	1			
	7			0	-				
	0 0	0 0	1 0	1 0	Byte	2			
	7			0					
	1 1	1 1	0 1	0 1	Byte	3			
5.4		I			1				
Before execu DPH DPI				DF	РΗ	1	After e	xecut DF	
1 1 1 1 0 0 0 0 0	0 0 1	1 1	1	0 0	0 0 0) ₁ (0 1 0) 1 '	1 1 1 0 1 0 1
15 8 7			0	15			8	3 7	0

60. MOV DPTR, #data (Move immediate data to data pointer)

61. MOV Rr, #data (Move immediate data to register)

7							0	_
: 0	1	1	1	1	r 2	r 1	ro	Byte 1
7							0	_
17	l 6	I 5	4	Із	l 2	I 1	lo	Byte 2
: (Rr)∢	-#data	a r=0	thru 7	•				-
: 2								
: 1								
: C	AC	F0	RS1	RS0	OV	F1	Ρ	
: An 8	-bit im	media	te dat	a valu	ie is c	opied	to the	e register r.
7			0	_				
: 0 1	1 1	1 1	0 1	Byte	e 1			
7			0	_				
0 0	0 0	1 0	1 0	Byte	2			
B	oforo c	vocut	ion		۸ ft	orovo	oution	
							cutioi	1
			1 1	1 [-		1 0 '	1 0
7			0				-	0
	$\begin{array}{c} : 0 \\ 7 \\ 17 \\ : (Rr) \\ : 2 \\ : 1 \\ : C \\ \\ : An 8 \\ 7 \\ : 0 1 \\ 7 \\ 0 0 \\ Bi \\ Reg \\ 1 0 \end{array}$	$\begin{bmatrix} 0 & 1 \\ 7 \\ \hline 7 & 6 \\ \vdots & (Rr) \leftarrow \# data \\ \vdots & 2 \\ \vdots & 1 \\ \vdots & C & AC \\ \hline \\ \vdots & An 8-bit imit \\ \hline 7 \\ \vdots & 0 & 1 & 1 & 1 \\ \hline 7 \\ \hline 0 & 0 & 0 & 0 \\ \hline \\ Before \\ \hline Register \\ \hline 1 & 0 & 1 & 0 \\ \hline \end{bmatrix}$	$ \begin{bmatrix} 0 & 1 & 1 \\ 7 \\ \hline 17 & 16 & 15 \\ \hline (Rr) \leftarrow #data r=0 \\ \hline 2 \\ \hline 1 \\ \hline C & AC & F0 \\ \hline \\ $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				

62. MOV Rr, A (Move accumulator to register)



63. MOV Rr, data address (Move memory to register)

	_7	0
Instruction code	: 1 0 1 0 1 r2	r1 r0 Byte 1
	7	0
Data address	a7 a6 a5 a4 a3 a2	a1 a0 Byte 2
Operation	: (Rr)←(data address) r=0 thru 7	
Number of bytes	: 2	
Number of cycles	: 2	
Flags	: C AC F0 RS1 RS0 OV	F1 P
(PSW)		
Description	: The specified data address conten	its are copied to the register r.
Example MOV R0, 5AH		
	7 0	
Instruction code	: 1 0 1 0 1 0 0 0 Byte 1	
	7 0	
	0 1 0 1 1 0 1 0 Byte 2	
	Before execution After Register 0 Regis	er execution ter 0
		I 0 1 0 1 0
	7 0 7	0
	5AH 5AH	
		1 0 1 0 1 0
	7 0 7	0

64. MOV bit address, C (Move carry flag to bit)

	7	0
Instruction code	: 1 0 0	1 0 0 1 0 Byte 1
	7	0
Bit address	b7 b6 b5 l	b3 b2 b1 b0 Byte 2
Operation	: (bit address)←(C)	
Number of bytes	: 2	
Number of cycles	: 2	
Flags	: C AC F0 R	S1 RS0 OV F1 P
(PSW)		
Description	: The carry flag conte	ent is copied to the specified bit address.
Example MOV P1.4, C		
	7	0
Instruction code	: 1 0 0 1 0 0 1	0 Byte 1
	7	0
	1 0 0 1 0 1 0	0 Byte 2
	Defere everytier	
	Before execution Port 1	n After execution Port 1
	1 1 1 🗓 1 1 1	1 1 1 1 0 1 1 1 1
	7 4	0 7 4 0
	Carry flag	Carry flag
	0	0

65. MOV data address, #data (Move immediate data to memory)

		7							0	
Instruction code	:	0	1	1	1	0	1	0	1	Byte 1
	_	7							0	_
Data address		a7	a 6	a 5	a4	аз	a2	a 1	a 0	Byte 2
	_	7							0	-
#data		17	l 6	I 5	4	Із	l 2	I 1	ю	Byte 3
Operation	: ((data	addre	ss)←	#data					
Number of bytes	::	3								
Number of cycles	: :	2								
Flags	:	С	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)										
Description		An 8- addre		nedia	te dat	a valu	ie is c	opied	to the	e specified data
Example MOV TCON, #50H										
		7			0					
Instruction code	:[0 1	1 1	0 1	0 1	Byte	e 1			
		7			0					
		1 0	0 0	1 0	0 0	Byte	92			
		7			0	1				
		0 1	0 1	0 0	0 0	Byte	93			
			fore e DN(88		ion		Afte TCON		ecutior	ı
		0 0	0 0	0 0	0 0		010) 1 (0 0 0	0 0
	-	7			0	-	7			0

66. MOV data address, @Rr (Move indirect address to memory)

	_ 7	0
Instruction code	: 1 0 0 0 0	1 1 r Byte 1
	7	0
Data address	a7 a6 a5 a4 a3 a	a2 a1 a0 Byte 2
Operation	: (data address)←((Rr)) r=0 or 1	l
Number of bytes	: 2	
Number of cycles	: 2	
Flags	CACF0RS1RS0C	DV F1 P
(PSW)		
Description	: The data memory location cont contents are copied to the spec	
Example MOV ACC, @R1		
	7 0	
Instruction code	: 1 0 0 0 0 1 1 1 Byte 1	
	7 0	
	1 1 1 0 0 0 0 0 Byte 2	
		After execution
	0 0 0 0 0 0 0 0 0	1 1 0 1 1 1 1
	7 0 7	0
		egister 1
		0 1 0 0 1 0 1
	7 0 7	0
	25H 25	
	0 1 1 0 1 1 1 1 0 7 0 7	$\frac{1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 1}{0}$
	1 0 1	U

67. MOV data address, A (Move accumulator to memory)

	7			0	-
Instruction code	: 1 1	1 1	0 1	0 1	Byte 1
	7			0	7
Data address	ar a	6 a 5 a 4	a 3 a 2	a1 a0	Byte 2
Operation	: (data ado	dress)←(A)			
Number of bytes	: 2				
Number of cycles	: 1				
Flags	: C A0	C F0 RS1	RS0 OV	F1 P	
(PSW)					
Description	: The accu address.	imulator cont	ents are cop	pied to the s	pecified data
Example MOV P3, A					
	7	0			
Instruction code	: 1 1 1	1 ₀ 101	Byte 1		
	7	0			
	101	1 0 0 0 0	Byte 2		
	Before Port 3	execution	Aft Port 3	er executio 3	n
	1 1 1	1 ₁ 1111	1 1	1 0 ₁ 1 1	0 0
	7	0	7		0
	Accum	ulator	Accu	mulator	
	1 1 1	0 1 1 0 0	1 1	10 ₁ 11	0 0
	7	0	7		0

68. MOV data address, Rr (Move register to memory)

	7 0
Instruction code	: 1 0 0 0 1 r2 r1 r0 Byte 1
	7 0
Data address	a7 a6 a5 a4 a3 a2 a1 a0 Byte 2
Operation	: (data address)←(Rr) r=0 thru 7
Number of bytes	: 2
Number of cycles	: 2
Flags	: C AC F0 RS1 RS0 OV F1 P
(PSW)	
Description	: The register r contents are copied to the specified data address
Example MOV 6BH, R2	
	7 0
Instruction code	: 1 0 0 0 1 0 1 0 Byte 1
	7 0
	0 1 1 0 1 1 1 Byte 2
	Before execution After execution
	6BH 6BH
	6BH 6BH
	6BH 6BH 1 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1
	6BH 6BH 1 0 1 1 0 7 0 7 0

69. MOV data address 1, data address 2 (Move memory to memory)



70. MOVC A, @A + DPTR

(Move code memory offset from data pointer to accumulator)



71. MOVC A, @A + PC

(Move code memory offset from program counter to accumulator)



72. MOVX @DPTR, A

(Move accumulator to external memory addressed by data pointer)



73. MOVX @Rr, A

(Move accumulator to external memory addressed by register)

	7	0
Instruction code	: 1 1 1 1 0	0 1 r Byte 1
Operation	: ((Rr))←(A) r=0 or 1	
Number of bytes	: 1	
Number of cycles	: 2	
Flags	: C AC F0 RS1 RS0	OV F1 P
(PSW)		
Description	: The accumulator contents a addressed by the register r	are stored in external data memory contents.
Example MOVX @R0, A		
	7 0	
Instruction code	: 1 1 1 1 ₁ 0 0 1 0 By	te 1
	Before execution Register 0 1 0 1 0 0 0 0 7 0 0 0 0 0 0 0 0 1 1 0 0 1 1 7 0 0 1 1 0 1 1 7 0 0 1 1 0 0 1 1 7 0 0 1 1 0 1 1 1 1 0 1 1 1 0 1 1	After execution Register 0 1 0 1 0 0 0 0 7 - - 0 0 0 1 0 1 1 1 0 0 7 - - 0 0 7 - - 0 7 - 0 0 Accumulator - 0
	7 0	7 0

74. MOVX A, @DPTR

(Move external memory addressed by data pointer to accumulator)



75. MOVX A, @Rr (Move external memory addressed by register to accumulator)

	7	0
Instruction code	: 1 1 1 0 0 0	1 r Byte 1
Operation	: (A)←((Rr)) r=0 or 1	
Number of bytes	: 1	
Number of cycles	: 2	
Flags	: C AC F0 RS1 RS0 OV	F1 P
(PSW)		•
Description	: External data memory (RAM) contregister r contents are stored in the updated.	
Example MOVX A, @R1		
	7 0	
Instruction code	: 1 1 1 0 0 0 1 1 Byte 1	
		er execution
		nulator
		0 1 0 0 0
	7 0 7	0
	Register 1 Regis	
	7 0 7	0
	OBEH OBEH	
		0 1 0 0 0
	7 0 7	0

76. MUL AB (Multiply accumulator by B)



7 1 0 1 0 0 1 0 0 Byte 1 Instruction code Before execution After execution Accumulator Accumulator 0 1 1 0 1 0 1 0 1 0 1 1. 0 0 0 7 7 Register B Register B 0 0 0 1 0 1 0 1 0 0 0 0 1 0 0 0 7 0 7 0 Overflow flag Overflow flag 0 1

77. NOP (No operation)



7 0 0 Instruction code : 1 0 0 0 0 Byte 1 0 1 7 0 #data 17 **l**6 15 4 lз 12 11 10 Byte 2 Operation : (A)←(A) OR #data Number of bytes : 2 Number of cycles : 1 Flags : С AC F0 RS1 RS0 OV F1 Ρ (PSW) • Description : The logical OR between an 8-bit immediate data value and the accumulator contents is determined. The result is placed in the accumulator and the flag is updated. Example ORL A, #5FH 7 0 0 1 0 0 0 1 0 0 Instruction code Byte 1 : 7 0 0 1 0 1 1 1 1 1 Byte 2 Before execution After execution Accumulator Accumulator 1 0 0 0 0 1 0 0 1 1 0 1 1 1 1 1 7 0 7 0

78. ORL A, #data (Logical OR immediate data to accumulator)

79. ORL A, @Rr (Logical OR indirect address to accumulator)

	7 0	
Instruction code	: 0 1 0 0 0 1 1 r Byte 1	
Operation	: (A)←(A) OR ((Rr)) r=0 or 1	
Number of bytes	: 1	
Number of cycles	: 1	
Flags	: C AC F0 RS1 RS0 OV F1 P	
(PSW)	•	
Description	: The logical OR between the accumulator contents and memory location contents addressed by the register r of is determined. The result is placed in the accumulator flag is updated.	contents
Example ORL A, @R0		
	7 0	
Instruction code	: 0 1 0 0 0 1 1 0 Byte 1	
	Before execution After execution Accumulator Accumulator	
	7 0 7 0	
	Register 0 Register 0	
	0 1 1 0 1 1 0 1 0 1 1 0 1	
	7 0 7 0	
	6DH 6DH	
	7 0 7 0	

80. ORL A, Rr (Logical OR register to accumulator)



81. ORL A, data address (Logical OR memory to accumulator)

	_70								
Instruction code	: 0 1 0 0 0 1 0 1 Byte 1								
	7 0								
Data address	a7 a6 a5 a4 a3 a2 a1 a0 Byte 2								
Operation	: (A)←(A) OR (data address)								
Number of bytes	: 2								
Number of cycles	: 1								
Flags	: C AC F0 RS1 RS0 OV F1 P								
(PSW)									
Description Example ORL A, 33H	 The logical OR between the accumulator contents and the specified data address contents is determined. The result is placed in the accumulator and the flag is updated. 7 0 								
Instruction code	: 0 1 0 0 0 1 0 1 Byte 1								
	7 0 0 0 1 1 0 0 1 1 Byte 2								
	Before execution After execution Accumulator Accumulator								
	7 0 7 0								
	33H 33H								
	7 0 7 0								

82. ORL C, bit address (Logical OR bit to carry flag)

7	0						
: 0 1 1 1	0 0 1 0 Byte 1						
7	0						
b7 b6 b5 b4	b3 b2 b1 b0 Byte 2						
: (C)←(C) OR (bit address)							
: 2							
: 2							
: C AC F0 RS1	RS0 OV F1 P						
•							
address content is dete	n the carry flag and the specified bit ermined. The result is placed in the carry						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Byte 1 Byte 2						
Before execution Carry flag 0 Accumulator 0 1 1 0 0 1 0	After execution Carry flag 1 Accumulator 0 1 1 1 0 0 1 0 7 6 0						
	$\begin{bmatrix} 0 & 1 & 1 & 1 \\ 7 \\ b7 & b6 & b5 & b4 \\ \vdots & (C) \leftarrow (C) & OR & (bit address) \\ \vdots & 2 \\ \vdots & 2 \\ \vdots & C & AC & F0 & RS1 \\ \hline \bullet & & & \\ \hline \bullet & & & \\ \hline \bullet & & & \\ \end{bmatrix}$ $\begin{bmatrix} The \ logical & OR \ betwee \ address \ content \ is \ deternode \ flag. \\ \hline The \ logical & OR \ betwee \ address \ content \ is \ deternode \ flag. \\ \hline \hline 1 & 1 & 1 & 0 & 0 & 1 & 0 \\ \hline 7 & & 0 & 1 & 1 & 0 \\ \hline 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\ \hline Before \ execution \ Carry \ flag \\ \hline 0 & \\ \hline Accumulator \\ \hline \end{bmatrix}$						

83. ORL C,/bit address (Logical OR complement of bit to carry flag)

	_ 7	C)
Instruction code	: 1 0 1 0	0 0 0 0) Byte 1
	7	()
Bit address	b7 b6 b5 b4	b3 b2 b1 b	0 Byte 2
Operation	: (C)←(C) OR (bit addres	ss)	
Number of bytes	: 2		
Number of cycles	: 2		
Flags	: C AC F0 RS1	RS0 OV F1 F	b
(PSW)	•		
Description	: The logical OR between specified bit address co		
	in the carry flag.		
Example ORL C,/25H.5			
	7 0		
Instruction code	: 1 0 1 0 0 0 0 0	Byte 1	
	7 0		
	0 0 1 0 1 1 0 1	Byte 2	
	Before execution	After execut	ion
	Carry flag	Carry flag	
	0	1	
	25H	_25H	
	1 0 0 0 1 0 1 0	1 0 0 0 1 0	0 1 0
	7 5 0	7 5	0

84. ORL data address, #data (Logical OR immediate data to memory)



85. ORL data address, A (Logical OR accumulator to memory)

	7	0
Instruction code	: 0 1 0 0 0	0 1 0 Byte 1
	7	0
Data address	a7 a6 a5 a4 a3	a2 a1 a0 Byte 2
Operation	: (data address)←(data addre	ess) OR (A)
Number of bytes	: 2	
Number of cycles	: 1	
Flags	: C AC F0 RS1 RS0	OV F1 P
(PSW)		
Description		accumulator and the specified data ned. The result is placed in the
Example ORL 50H, A		
Instruction code	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ə 1
	0 1 0 1 0 0 0 0 Byte	2
		After execution Accumulator
	7 0 7 50H	7 0 50H
		7 0

7 0 Instruction code 1 0 0 Byte 1 ÷ 1 0 1 0 0 7 0 Data address a7 a6 **a**5 a4 аз a2 **a**1 **a**0 Byte 2 : (data address)←((SP)) Operations (SP) ← (SP) - 1 Number of bytes : 2 Number of cycles : 2 Flags С AC F0 RS1 RS0 OV F1 Ρ : (PSW) : Stack contents addressed by the stack pointer are popped in Description the specified data address, and the stack pointer is decremented by 1. Example POP PSW:No change to parity bit. 7 0 1 1 0 1 0 0 0 0 Instruction code Byte 1 7 0 1 101,0000 Byte 2 Before execution After execution Accumulator Accumulator 0 1 0 1 1 0 0 0 1 0 1 1 0 0 1 1 7 0 7 0 PSW (0D0H) PSW (0D0H) 1010,1100 1 1 1 1 0 0 1 0 0 7 7 0 Stack pointer Stack pointer 0 0 0 0 1 1 1 0 0 0 1 0 0 0 0 1 7 0 7 0 10H 10H 1 1 1 1₁0 0 1 1 1 1 1 0 0 1 1 1 0 7 0

86. POP data address (Pop stack to memory)

87. PUSH data address (Push memory onto stack)

	7			C)
Instruction code	: 1 1	0 0	0 0	0 0) Byte 1
	7			C)
Data address	a7 a6	a5 a4	a3 a2	a1 a	0 Byte 2
Operations	: (SP)←(SP) ((SP))←(da)		
Number of bytes	: 2				
Number of cycles	: 2				
Flags	: C AC	F0 RS1	RS0 OV	F1 F	0
(PSW)					
Description		ntents are p			the specified data ddressed by the
Example PUSH P1	otdon point				
	7	0			
Instruction code	: 1 1 0 0	0 0 0 0	Byte 1		
	7	0	-		
	1001	0000	Byte 2		
	Before e Port 1(90l	execution		ter execut 1(90H)	ion
	1 1 0 1	0101	1 1	0 1 0 1	0 1
	7	0	7		0
	Stack poir			k pointer	
	0001			0 1 0 0	
	7 1111 (Stor	0	7 11U	(Stook)	0
	11H (Stac			(Stack)	0.1
	0000			0 1 0 1	
	7	0	7		0

	7	0						
Instruction code	0 0 1	0 0 0 1	0 Byte 1					
Operations	: (PC8~15)←((SP)) (SP)←(SP)−1 (PC0-7)←((SP)) (SP)←(SP)−1							
Number of bytes	: 1							
Number of cycles	: 2							
Flags	C AC FO R	S1 RS0 OV F1	Р					
(PSW)								
Description	: The stack contents addressed by the stack pointer are popped in the upper order 8 thru 15 of the program counter, and the stack pointer is decremented by 1. Then the stack contents addressed by the updated stack pointer are popped in the lower order 0 thru 7 of the program counter, again decrementing the stack pointer by 1. The program counter is updated with the stack contents, and control is shifted to the address after							

updating.

88. RET (Return from subroutine, non interrupt)

89. RETI (Return from interrupt routine)

	7							0	
Instruction code	: 0	0	1	1	0	0	1	0	Byte 1
Operations	(PC₀ (SP)∢	–(SP) ~7)←((–(SP)	–1 (SP)) –1	NABLE	=				
Number of bytes	: 1								
Number of cycles	: 2								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)									
Description	: This return instruction functions as an interrupt routine terminat- ing instruction. If a priority interrupt is generated while a non priority interrupt routine is being executed, the CPU commences to process the priority interrupt. And once processing of this interrupt is commenced, no other interrupts can be processed until the RETI instruction is executed.								
	Stack contents addressed by the stack pointer are popped in the upper order 8 thru 15 of the program counter, and the stack pointer is decremented by 1. Then the stack contents address- ed by the updated stack pointer are popped in the lower order 0 thru 7 of the program counter, again decrementing the stack pointer by 1. The program counter is updated with the stack contents, and control is shifted to the address after updating. If a new interrupt is generated, the CPU commences to process the interrupt.							atter, and the stack contents address- the lower order 0 nting the stack with the stack after updating. If	

90. RL A (Rotate accumulator left)



91. RLC A (Rotate accumulator and carry flag left)



92. RR A (Rotate accumulator right)



93. RRC A (Rotate accumulator and carry flag right)



94. SETB C (Set carry flag)


95. SETB bit address (Set bit)

	7							0	
Instruction code	: 1	1	0	1	0	0	1	0	Byte 1
	7							0	
Bit address	b7	b6	b5	b4	bз	b2	b1	b0	Byte 2
Operation	: (bit a	ddres	s)←1						
Number of bytes	: 2								
Number of cycles	: 1								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Р	
(PSW)									
Description	: The	specifi	ed bit	addre	ess co	ntent	is set	to 1.	
Example SETB IE.7									
	7			0					
Instruction code	: 1 1	0 1	0 0	1 0	Byte	e 1			
	7			0	-				
	1 0	1 0	1 1	1 1	Byte	2			
		,			1				
	_	efore e (0A8H)		lion		Aft IE (04		cution	
	0 1		0 1	1 1		·		011	1
	7			0		7	1		0

96. SJMP code address (Short jump)





97. SUBB A, #data (Substract immediate data from accumulator with borrow)



98. SUBB A, @Rr (Substract indirect address from accumulator with borrow)

	7 0
Instruction code	: 1 0 0 1 0 1 1 r Byte 1
Operation	: (A)←(A)–((C)+((Rr))) r=0 or 1
Number of bytes	: 1
Number of cycles	: 1
Flags	: C AC F0 RS1 RS0 OV F1 P
(PSW)	• • • • • •
Description	: The carry flag content and the data memory location contents addressed by the register r contents are substracted from the accumulator contents. The result is placed in the accumulator, and the flags are updated.
Example SUBB A, @R0	
	7 0
Instruction code	: 1 0 0 1 0 1 1 0 Byte 1
	Before executionAfter executionCarry flagCarry flag01Auxiliary carry flagAuxiliary carry flag00
	Overflow flag Overflow flag
	0
	Register 0 Register 0
	0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1
	47H 47H 1 1 0 1 0 1 0 1 0 1 0 1 0
	_Accumulator Accumulator
	7 0 7 0

99. SUBB A, Rr (Substract register from accumulator with borrow)

	_7	0						
Instruction code	: 1 0 0 1 .	1 r2 r1 r0 Byte 1						
Operation	: (A)←(A)−((C)+(Rr))							
Number of bytes	: 1							
Number of cycles	: 1							
Flags	: C AC F0 RS1 R	S0 OV F1 P						
(PSW)	• •	• •						
Description		d the register r contents are imulator contents. The result is placed ne flags are updated.						
Example SUBB A, R7								
	7 0							
Instruction code	: 1 0 0 1 1 1 1 1 B	yte 1						
	Before execution Carry flag 1 Auxiliary carry flag 0	After execution Carry flag 0 Auxiliary carry flag 1						
	Overflow flag	Overflow flag						
	Register 7	Register 7						
	0 1 0 1 1 0 0 0	0 1 0 1 1 0 0 0						
	7 0 Accumulator	7 0 Accumulator						
	7 0	7 0						

100. SUBB A, data address (Substract memory from accumulator with borrow)

	7					0	-
Instruction code	: 1 0	0 1	0	1	0	0	Byte 1
	7					0	_
Data address	a7 a6 a	a5 a 4	a 3	a2	a 1	a 0	Byte 2
Operation	: (A)←(A)–((C)·	⊦(data ao	ddress	5))			
Number of bytes	: 2						
Number of cycles	: 1						
Flags	: C AC F	0 RS1	RS0	OV	F1	Ρ	
(PSW)	• •			•		•	
Description	are substracte	ed from t	he acc	cumula	ator co	ontent	a address contents is. The result is
Example SUBB A, DPH	placed in the	accumula	ator, a	nd the	e flags	are u	updated.
	7	0	1				
Instruction code	: 1 0 0 1 0	101	Byte	e 1			
	7	0	Г				
	1 0 0 0 0	0 1 1	Byte	2			
	Before exe	cution		Aft	er exe	cutior	า
	Carry flag		Г	Carry	flag		
	0			1			
	Auxiliary car	ry flag	Г	Auxili	ary ca	arry fla	ag
	0			1			
	Overflow flag	9	Г	Overf	low fla	ag	
	0			0			
	DPH			DPH			
	1 0 1 0 1			10	10	10	
	7 Accumulator	0		7 Accui	nulate	٦r	0
			1 [1 0 ⁻			1 1
	7	0] [7			0

101. SWAP A (Exchange nibble in accumulator)



102. XCH A, @Rr (Exchange indirect address with accumulator)



103. XCH A, Rr (Exchange register with accumulator)



104. XCH A, data address (Exchange memory with accumulator)

	7	0	
Instruction code	: 1 1 0	0 0 1 0 1	Byte 1
	7	0	
Data address	a7 a6 a5	a4 a3 a2 a1 a0	Byte 2
Operation	: (A) ≓(data addres	s)	
Number of bytes	: 2		
Number of cycles	: 1		
Flags	: C AC F0	RS1 RS0 OV F1 P	
(PSW)		•	
Description		contents are exchanged with ents, and the flag is updated	
Example XCH A, 7AH			
	7	0	
Instruction code	: 1 1 0 0 0 1	0 1 Byte 1	
	7	0	
	0 1 1 1 1 0	1 0 Byte 2	
	Before executio	on After executior Accumulator	1
	101111	01 1101110	0 0
	7	0 7	0
	7AH	7AH	
	1 1 0 1 1 1		
	7	0 7	0

105. XCHD A, @Rr (Exchange low nibbles of indirect address with accumulator)

	7 0
Instruction code	: 1 1 0 1 0 1 1 r Byte 1
Operation	: (A0~3) ((Rro~3)) r=0 or 1
Number of bytes	: 1
Number of cycles	: 1
Flags	: C AC F0 RS1 RS0 OV F1 P
(PSW)	•
Description	: The lower order bits (0 thru 3) of the accumulator contents are exchanged with contents of the lower order bits (0 thru 3) of the data memory location addressed by the register r contents. The flag is updated.
Example XCHD A, @R0	
	7 0
Instruction code	: 1 1 0 1 0 1 1 0 Byte 1
	Before execution After execution
	Accumulator Accumulator
	7 0 7 0
	Register 0 Register 0
	0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0
	7 0 7 0
	0 0 0 0 1 1 0 1 0 0 0 0 0 1 1 0
	7 0 7 0

106. XRL A, #data (Logical exclusive OR immediate data to accumulator)



107. XRL A, @Rr (Logical exclusive OR indirect address to accumulator)

	7 0
Instruction code	: 0 1 1 0 0 1 1 r Byte 1
Operation	: (A)←(A) XOR ((Rr)) r=0 or 1
Number of bytes	: 1
Number of cycles	: 1
Flags	: C AC F0 RS1 RS0 OV F1 P
(PSW)	
Description	: The exclusive OR operation is executed between the accumulator contents and the data memory location contents addressed by the register r contents. The result is placed in the accumulator, and the flag is updated.
Example XRL A, @R1	
	7 0
Instruction code	: 0 1 1 0 0 1 1 1 Byte 1
	Before execution After execution Accumulator Accumulator $0 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1$ $0 \ 0 \ 1$ 7 $0 \ 7$ $0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0$ $1 \ 1 \ 0 \ 1 \ 1 \ 0$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$ 7 $0 \ 7$

108. XRL A, Rr (Logical exclusive OR register to accumulator)



	7	0
Instruction code	: 0 1 1 0	0 1 0 1 Byte 1
	7	0
Data address	a7 a6 a5 a4 a	a3 a2 a1 a0 Byte 2
Operation	: (A)←(A) XOR (data addre	ess)
Number of bytes	: 2	
Number of cycles	: 1	
Flags	: C AC F0 RS1 R	SO OV F1 P
(PSW)		•
Description Example XRL A, 70H		en the accumulator contents and the ontents is determined. The result is or and the flag is updated.
	7 0	
Instruction code	: 0 1 1 0 0 1 0 1 E	Byte 1
	7 0	
	0 1 1 1 0 0 0 0 E	Byte 2
	Before execution Accumulator 1 1 1 0 1 1 0 7 - - 0 0 7 0 70H - - 1 1 1 1 0 0 1 0 1 1 1 1 7 - - 0 0 0 0 0 0 7 - - 0 0 0 0 0 0 0	After execution Accumulator 1 1 0 1 7 0 0 70H 0 1 1 7 0 1 1 1 7 0 0 1 1 7 0 0 1 1 1 7 0 0 0 0 0

109. XRL A, data address (Logical exclusive OR memory to accumulator)

110. XRL data address, #data (Logical exclusive OR immediate data to memory)

	7	0	
Instruction code	: 0 1 1 0	0 0 1 1 Byte 1	
	7	0	
Data address	a7 a6 a5 a4	a3 a2 a1 a0 Byte 2	
	7	0	
#data	l7 l6 l5 l4	I3 I2 I1 I0 Byte 3	
Operation	: (data address)←(data	a address) XOR #data	
Number of bytes	: 3		
Number of cycles	: 2		
Flags	: C AC F0 RS	1 RS0 OV F1 P	
(PSW)			
Description		tween an immediate data value and s contents is determined. The resul d data address.	
Example XRL ACC, #5AH			
	7)	
Instruction code	: 0 1 1 0 0 0 1 [·]	Byte 1	
	7)	
	11100000	D Byte 2	
	7)	
	0 1 0 1 1 0 1 (D Byte 3	
	Before execution	After execution Accumulator	
	1 1 1 1 1 1 0 1 0		
	7 () 7 0	

111. XRL data address, A (Logical exclusive OR accumulator to memory)

	7							0	_
Instruction code	: 0	1	1	0	0	0	1	0	Byte 1
	7							0	-
Data address	a7	a6	a 5	a4	l a3	a2	aı	a0	Byte 2
Operation	: (data	addre	ess)←	-(data	addre	ss) X	OR (A)	
Number of bytes	: 2								
Number of cycles	: 1								
Flags	: C	AC	F0	RS1	RS0	OV	F1	Ρ	
(PSW)								•	
Description Example XRL 20H, A	data	addre	ss co		is det				nd the specified ult is placed in the
	7			0					
Instruction code	: 0 1	1 0	0 0	1 0	Byte	91			
	7			0	_				
	0 0	1 0	0 0	0 0	Byte	2			
	Acc 0 1 7 20H		ator 0 1	0 1] [(Accur 0 1 7 20H	er exe mulato 1 1 (1 0 (or) 1 (0 0