OKI

MSM9552/9553 IC for FM Multiplex Broadcast Reception User's Manual

Ver. 1.0 ISSUE DATE: Mar., 1998

IMPORTANT NOTICE

DARC (DAta Radio Channel), an FM multiplex broadcast technology, has been developed by NHK (Japan Broadcasting Corporation). DARC is a registered trademark of NHK Engineering Service (NHK-ES).

Any manufacturer who intends to manufacture/sell products that utilize DARC technology needs to be licensed by NHK-ES.

For detailed information on licenses, please contact: NHK Engineering Service Phone: (+81) 3-3417-4840

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents cotained herein may be reprinted or reproduced without our prior permission.
- 9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1998 Oki Electric Industry Co., Ltd.

TABLE OF CONTENTS

1.	GEN	IERAL DESCRIPTION	1-1
2.	BLO	CK DIAGRAM	2-1
3.	3.1	INFORMATION PIN CONFIGURATION (TOP VIEW) PIN DESCRIPTIONS	3-1
4.	4.1 4.2	CTRICAL CHARACTERISTICS MSM9552 ELECTRICAL CHARACTERISTICS 4.1.1 Absolute Maximum Ratings 4.1.2 Recommended Operating Conditions 4.1.3 DC Characteristics 4.1.4 AC Characteristics 4.1.5 Filter Characteristics MSM9553 ELECTRICAL CHARACTERISTICS 4.2.1 Absolute Maximum Ratings 4.2.2 Recommended Operating Conditions 4.2.3 DC Characteristics 4.2.4 AC Characteristics	4-1 4-1 4-2 4-3 4-4 4-5 4-5 4-5 4-5 4-5 4-7 4-8
	4.3	TIMING DIAGRAM	4-9
5.		ITROL REGISTERS INTERRUPT REGISTERS 5.1.1 Interrupt Source 5.1.2 INT Mask	5-1 5-1
	5.2	 RECEIVE DATA REGISTERS 5.2.1 Receive Block Status 5.2.2 Receive Data RAM Port 5.2.3 Receive RAM, Data Accumulation Condition, and Address Clear 5.2.4 BIC Monitor 	5-4 5-6 5-6
	5.3	CLOCK REGENERATION REGISTERS	5-10 5-10 5-12 5-13
	5.4	 5.3.4 Phase Correction Step	5-15 5-15 5-16 5-16 5-17
		 5.4.6 Block Synchronization Clear	5-18

	5.5	FRAM	E SYNCHRONIZATION REGISTERS	.5-19
		5.5.1	Number of Frame Synchronization Backward Protection Steps	.5-19
			Number of Frame Synchronization Forward Protection Steps	
		5.5.3	Frame Synchronization Monitor	.5-20
		5.5.4	Frame Synchronization Set	
		5.5.5	Frame Synchronization Clear	.5-21
		5.5.6	Block Number Monitor	.5-21
		5.5.7	Frame Format Specification	.5-23
	5.6	ERRO	R CORRECTION REGISTERS	.5-24
		5.6.1	Internal Memory Address Counter Clear	.5-24
		5.6.2	Data Transfer Port for Error Correction	.5-24
		5.6.3	Error Correction Start Signal	.5-25
			CRC Result Indication	
		5.6.5	Error Correction Result Indication	.5-26
		5.6.6	Majority Logic Threshold Value	.5-27
		5.6.7	Internal Address Monitor	.5-27
	5.7	LAYEF	R 4 CRC REGISTERS	
		5.7.1	Layer 4 CRC Register Clear	
		5.7.2	Layer 4 CRC Data Buffer	.5-31
		5.7.3	Layer 4 CRC Result Indication	.5-31
		5.7.4	Layer 4 CRC Register	.5-32
	5.8	ANAL	OG SECTION CONTROL/MONITOR REGISTER	.5-34
			R DOWN CONTROL REGISTER	
	5.10		CONTROL REGISTERS	
		5.10.1	Test Control 0	.5-39
		5.10.2	Test Control 1	.5-39
			DRESS REGISTER	
	5.12	EXTEN	NDED PORT REGISTER	.5-43
6.	EXT	ERNAL	CONNECTION EXAMPLE	.6-1
7	م م ۸		ON CIRCUIT	7_1
1.		LIGATI		
AP	PEN	DIX: IN	TERNATIONAL FRAME FORMAT	.Appendix-1

Chapter 1

GENERAL DESCRIPTION

1. GENERAL DESCRIPTION

The MSM9552 and MSM9553 are LSI devices which demodulate FM character multiplex signals in the DARC (DAta Radio Channel) format to acquire digital data. These devices operate on 5 V and 3 V, respectively. In the DARC format, baseband signals at ordinary FM broadcasting frequencies are multiplexed with 16 kbps digital data which are L-MSK-modulated at 76 kHz.

Each device has a bandpass filter consisting of SCF, frame synchronization circuit, and error correction circuit, on a single chip.

They allow a system for acquisition of digital data to be easily constructed by externally mounting an FM receiver tuner, microcontroller for control, and memory for temporary storage of data.

The MSM9552 and MSM9553 have a simple configuration, and are equipped with only necessary functions. By making changes to software for the external microcontroller, the MSM9552 and MSM9553 meet the various requirements of FM multiplex broadcasting services to be offered in future.

These devices are best suited for radio sets and information devices using FM character multiplex broadcasting, which began in Japan in October 1994. The MSM9553 is especially suitable for portable units.

Features

- Built-in Bandpass Filter (SCF)
- Built-in Block Synchronization Circuit and Frame Synchronization Circuit
- Setting of Synchronization Protecting Stage number
- Regeneration of Data Clocks by Digital PLL
- 1T Delay Detection
- Built-in Error Correcting Circuit
- Built-in Layer 4 and Layer 2 CRC Processing Circuit
- International Frame Formats A (supporting a real time block), B, and C available
- Microcontroller Parallel Interface
- Clock Output for External Devices (64 kHz to 8.192 MHz selectable)
- Power Source: 5 V (MSM9552), 3 V (MSM9553)
- Package: 44-pin plastic QFP (QFP44-P-910-0.80-2K) (Product name: MSM9552GS-2K,

MSM9553GS-2K)

Chapter 2

BLOCK DIAGRAM



BLOCK DIAGRAM

Ņ

Chapter 3

PIN INFORMATION

3. PIN INFORMATION

3.1 PIN CONFIGURATION (TOP VIEW)



44-Pin Plastic QFP

Figure 3.1 Pin Layout

* Leave the NC pins (17, 39, 43, and 44) open.

3.2 PIN DESCRIPTIONS

Function	Symbol	Pin	Туре	Description
Microcontroller	WR	16	I	Write signal to internal register.
interface	RD	18	I	Read signal to internal register.
	ĪNT	15	0	Interrupt signal to microcontroller. When set to
				"L", an interrupt is generated.
	CS	31	I	Chip select signal. When set to "L", the read, write
				and data bus signals become effective.
	CLR	40	I	When set to "L", the internal register is initialized,
				and the IC enters power down mode.
	A0-A5	33-38	I	Address signal to internal register.
· · · · · · · · · · · · · · · · · · ·	DB0-DB7	19-26	I/O	Data bus signal to internal register.
Tuner interface	AIN	6	I	FM multiple signal input.
	SG	5	0	Analog reference voltage pin. Connect a
				capacitor between this pin and the analog ground
				pin to prevent noise.
Analog section	MON	1	0	Analog section waveform monitoring pin. The
est				mode setting for the blocks in the analog section
				is specified by the analog section control register.
	ADETIN	2	I	Analog signal input pin for testing.
Digital section	IORD	41,	I	Digital section test signal input pins (pulled up
test	IOWR	42		internally).
	MOUT0-	8-14	0	Digital section test signal and monitor output
	MOUT6			pins.
Clock	XTAL1	29	I	8.192 MHz crystal connection.
	XTAL2	30	0	8.192 MHz crystal connection.
	XOUT	32	0	Pin to supply variable clock (64 kHz to 8.192 MHz)
				to external devices.
	XOUTC	7	I	XOUT control. "L" sets XOUT output,
				"H" sets XOUT output inhibit. This pin is pulled up
				internally.
Power supply	AV _{DD}	3		Analog power supply.
	AGND	4		Analog ground.
	DV_DD	28		Digital power supply.
	DGND	27		Digital ground.

Table 3.1 Pin Description

Chapter 4

ELECTRICAL CHARACTERISTICS

4. ELECTRICAL CHARACTERISTICS

4.1 MSM9552 ELECTRICAL CHARACTERISTICS

4.1.1 Absolute Maximum Ratings

No.	Parameter	Symbol	Condition	Rating	Unit
4	Dower oupply veltage	AV _{DD}		-0.3 to +7.0	
I	Power supply voltage	DV _{DD}	$AV_{DD} = DV_{DD}$	-0.3 10 +7.0	v
0	Input voltage	VI	Ta = 25°C	-0.3 to AV _{DD} + 0.3	
2	Output voltage	V ₀		-0.3 to DV _{DD} + 0.3	
3	Maximum power	п	Ta = 25°C, per package	400	mW
3	dissipation	PD	Ta = 25°C, per output	50	11100
4	Storage temperature	T _{STG}	—	-55 to +150	°C

4.1.2 Recommended Operating Conditions

No.	Parameter	Symbol	Condition	Range	Unit	Applied Pin
4	Power supply voltage	AV_{DD}	AV _{DD} = DV _{DD}	4.5 to 5.5	V	AV _{DD}
		DV_{DD}	AvDD = DvDD	4.5 10 5.5	v	DV _{DD}
2	Crystal oscillation	f _{XTAL}		9 100 MUz . 100 ppm		XTAL1,
2	frequency			8.192 MHz ±100 ppm		XTAL2
0	FM multiplex signal	M	Composite signal in-	0 E to 0*		A 1 N I
3	input voltage	V _{AIN}	cluding multiplex signal	0.5 to 2*	V _{P-P}	AIN
4	Operating temperature	Та		-40 to +85	°C	—

* The gain of the variable gain amplifier (VGain): × 1, × 1.5, × 2, or × 3. The VGain should be adjusted to satisfy the equation: $V_{AIN} \times VGain = 1.5$ V to 2.0 V.

4.1.3 DC Characteristics

 $(DV_{DD} = AV_{DD} = 5 V \pm 10\%, DGND = AGND = 0 V, Ta = -40 to +85°C)$

No.	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applied Pin
	Input voltage	V _{IH}		0.8 imes DV _{DD}			V	WR, RD, XOUTC, DB0 to DB7,
1	input voltage	V _{IL}		_		$0.2 \times DV_{DD}$	V	XTAL1, <u>CS</u> , A0 to A5, <u>CLR</u> , <u>IORD</u> , <u>IOWR</u>
2	Output voltage	V _{OH}	I _{0H} = -1 mA	DV _{DD} -0.5		_	V	MOUT0 to MOUT6, ĪNT,
	Output voltage	V _{OL}	I _{0L} = 2 mA			0.45	v	DB0 to DB7, XOUT
3	Input current 1	I _{IH1}	V _{IH} = DV _{DD}			2	μΑ	WR, RD, CS, DB0 to DB7,
		I _{IL1}	V _{IL} = DGND	-2		_		A0 to A5, CLR
4	Input current 2	I _{IH2}	$V_{IH} = AV_{DD}$			2	μA	ADETIN
		I _{IL2}	V _{IL} = AGND	-2		_	μΑ	
5	Input current 3	I _{IH3}	$V_{IH} = DV_{DD}$	—		2	μA	XOUTC,
6	Pull-up current	I _{pull}	DV _{DD} = 5 V, V _{IL} = DGND	8	35	110	μA	IORD, IOWR
7	Output off-leakage	I _{ОН}	V _{OH} = AV _{DD} During nonmonitoring (Hiz)	—		2		MON
-	current	I _{OL}	V _{OL} = AGND During nonmonitoring (Hiz)	-2	_	_	μA	WON
8	Supply current		During operation, no load f = 8.192 MHz		16	32	mA	
0		I _{DD}	During power down, no load			20	μA	AV _{DD} , DV _{DD}

4.1.4 AC Characteristics

No.	Parameter	Symbol*	Condition	Min.	Тур.	Max.	Unit	Applied Pin																											
		t _{SWR1}	_	10	_	_		$\overline{WR}, \overline{CS},$																											
1	Write setup time	-000111					ns	A0 to A5,																											
		t _{SWR2}	—	60	_	_		DB0 to DB7																											
								$\overline{WR}, \overline{CS},$																											
2	Write hold time	t _{HWR}	—	10	_	_	ns	A0 to A5,																											
								DB0 to DB7																											
3	Write pulse width	t _{WWR}	—	65	_	—	ns	WR																											
4	Read setup time	t _{SRD}		10			ns	RD, CS,																											
		^I SRD	—	10			115	A0 to A5																											
5	Read hold time	t _{HRD}		10			ns	$\overline{RD}, \overline{CS},$																											
5	neau noiu time	чнкр	—	10			115	A0 to A5																											
6	Read pulse width	t _{WRD}	—	105			ns	RD																											
	Interval between error																																		
7	correction data write	t _{IWRWRE}	Error correction	250	_	-	ns	WR																											
	and write																																		
	Interval between error																																		
8	correction data read	t _{IRDRDE}	t _{IRDRDE}	Error correction	250	_	-	ns	RD																										
	and read																																		
	Interval between error						WR,																												
9	correction data write		t _{IWRRDE}	t _{IWRRDE} Error correction	Error correction	100	-	-	ns	RD																									
	and read																																		
10	Interval between layer	t _{ICLRWR4}	Layer 4 CRC	100	_		ns	WR																											
	4 data clear and write	40LNWN4		100			110																												
11	Interval between layer	timemea			tiwewe/	tiwewe4	tiwowoa				t _{IWRWR4}	t _{IWRWR4}	tiwewea	tiwewea	tiwewea	tiwowda	tiwowoa	tiwewea	tiwewe4	t _{IWRWR4}	Layer 4 CRC	4.5	_	_	μs	WR									
	4 data write and write	-1001100114	Layor Forto				μο																												
12	Interval between layer	t _{IWRRD4}	Layer 4 CRC	4.5	_	_	μs	WR,																											
	4 data write and read	-100111104	Layor Forto				μο	RD																											
13	Read data output	t _{DRD1}	_	_	_	95	ns	RD,																											
	delay (1)						-	DB0 to DB7																											
14	Read data output	t _{DRD2}	_	_	_	80	ns	RD,																											
	delay (2)	DIIDE					-	DB0 to DB7																											
15	Interrupt CLR delay	t _{DINTCLR}	Step out interrupt	250	_	_	ns	INT,																											
		-DINTOLIT	Error correction interrupt					WR																											
16	Error correction time	terr	_		_	274	μs	INT,																											
	(Horizontal direction)	^I ERRL	t _{ERRL} —				2/4	μο	DBO																										
17	Error correction time	tropy	t _{ERRV} —		_	2178	μs	INT,																											
	(Vertical direction)						μο	DBO																											
18	CLR pulse width	t _{WCLR}	—	200		—	ns	CLR																											

* See section 4.3, "TIMING DIAGRAM".

4.1.5 Filter Characteristics

No.	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applied Pin
1	BPF pass band attenuation	GAIN1	72 to 80 kHz Variable gain amplifier gain: 0 dB			3.0	dB	MON
2	BPF block band attenuation (1)	GAIN2	0 to 53 kHz Variable gain amplifier gain: 0 dB	50			dB	MON
3	BPF block band attenuation (2)	GAIN3	100 to 500 kHz Variable gain amplifier gain: 0 dB	50			dB	MON

4.2 **MSM9553 ELECTRICAL CHARACTERISTICS**

No.	Parameter	Symbol	Condition	Rating	Unit
4	Dower oupply voltage	AV _{DD}		-0.3 to +7.0	
1	Power supply voltage	DV _{DD}	$AV_{DD} = DV_{DD}$	-0.3 10 +7.0	v
0	Input voltage	VI	Ta = 25°C	-0.3 to AV _{DD} + 0.3	
2	Output voltage	V ₀		-0.3 to DV _{DD} + 0.3	
	Maximum power	Р	Ta = 25°C, per package	400	
3	dissipation	PD	Ta = 25°C, per output	50	mW
4	Storage temperature	T _{STG}	—	-55 to +150	°C

4.2.1 Absolute Maximum Ratings

Recommended Operating Conditions 4.2.2

No.	Parameter	Symbol	Condition	Range	Unit	Applied Pin
4	Power supply voltage	AV_{DD}		0.7 to 0.0	v	AV _{DD}
I 		DV _{DD}	$AV_{DD} = DV_{DD}$	2.7 to 3.3	v	DV _{DD}
2	Crystal oscillation	f		9 100 MHz , 100 ppm		XTAL1,
Z	frequency	TXTAL		8.192 MHz ±100 ppm		XTAL2
	FM multiplex signal	M	Composite signal in-	0.0 += 0.0*	V _{P-P}	A 1 N I
3	input voltage	V _{AIN}	cluding multiplex signal	0.2 to 0.9*		AIN
4	Operating temperature	Та	_	-20 to +75	°C	_

* The gain of the variable gain amplifier (VGain): \times 1, \times 1.5, \times 2, or \times 3. The VGain should be adjusted to satisfy the equation: V_{AIN} × VGain = 0.6 V to 0.9 V.

4.2.3 DC Characteristics

(DV_{DD} = AV_{DD} = 3 V \pm 10%, DGND = AGND = 0 V, Ta = -20 to +75°C)

No.	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applied Pin
4	Input voltage	VIH		0.8 imes DV _{DD}			V	WR, RD, XOUTC, DB0 to DB7,
1	input voltago	VIL		_		$0.2 \times DV_{DD}$	V	XTAL1, CS, A0 to A5, CLR, IORD, IOWR
2		V _{OH}	I _{0H} = -1 mA	DV _{DD} -0.5		_	- V	MOUTO to MOUT6, INT,
	Output voltage	V _{OL}	I _{OL} = 2 mA	_		0.45		DB0 to DB7, XOUT
3	Input current 1	lih1	$V_{IH} = DV_{DD}$	_		2	μA	WR, RD, CS, DB0 to DB7,
0		I _{IL1}	V _{IL} = DGND	-2		_	μι	A0 to A5, CLR
4	Input current 2	I _{IH2}	$V_{IH} = AV_{DD}$	—		2	ıΔ	ADETIN
		I _{IL2}	V _{IL} = AGND	-2		_	μA	ADETIN
5	Input current 3	I _{IH3}	$V_{IH} = DV_{DD}$	—	—	2	μA	XOUTC,
6	Pull-up current	I _{pull}	DV _{DD} = 3 V, V _{IL} = DGND	3	13	50	μA	IORD, IOWR
7	Output off-leakage	I _{ОН}	V _{OH} = AV _{DD} During nonmonitoring (Hiz)	—	_	2	۸	MON
I	current	I _{OL}	V _{OL} = AGND During nonmonitoring (Hiz)	-2	_	_	μA	
8	Supply current		During operation, no load f = 8.192 MHz	_	13	22	mA	
0		I _{DD}	During power down, no load			10	μA	AV _{DD} , DV _{DD}

4.2.4 AC Characteristics

No.	Parameter	Symbol*	Condition	Min.	Тур.	Max.	Unit	Applied Pin	
		t _{SWR1}		10		_		$\overline{WR}, \overline{CS},$	
1	Write setup time	-01111					ns	A0 to A5,	
		t _{SWR2}	—	120	_	_		DB0 to DB7	
								$\overline{WR}, \overline{CS},$	
2	Write hold time	t _{HWR}	—	10	_	_	ns	A0 to A5,	
								DB0 to DB7	
3	Write pulse width	t _{WWR}	—	130			ns	WR	
4	Dood opture time	+		10			20	RD, CS,	
4	Read setup time	t _{SRD}	—	10			ns	A0 to A5	
5	Dood hold time	tupp		10			20	RD, CS,	
5	Read hold time	t _{HRD}	—	10		_	ns	A0 to A5	
6	Read pulse width	t _{WRD}	—	160			ns	RD	
	Interval between error								
7	correction data write	t _{IWRWRE}	Error correction	250	_	_	ns	WR	
	and write								
	Interval between error								
8	correction data read	t _{IRDRDE}	t _{IRDRDE}	Error correction	250	-	-	ns	RD
	and read								
	Interval between error	t _{IWRRDE} Error correction					WR,		
9	correction data write		t _{IWRRDE} Error correction	t _{IWRRDE} Error correction	100	_	-	ns	RD
	and read								
10	Interval between layer	tion prove (Layer 4 CRC	100			ns	WR	
	4 data clear and write	t _{ICLRWR4}	Layer 4 Ono	100			115		
11	Interval between layer	tuvovo	Layer 4 CRC	4.5			μs	WR	
	4 data write and write	t _{IWRWR4}		4.5			μο		
12	Interval between layer	twopport	Layer 4 CRC	4.5				WR,	
12	4 data write and read	t _{IWRRD4}	Layer 4 0h0	4.5			μs	RD	
13	Read data output	t _{DRD1}		_		160	ns	RD,	
	delay (1)	URDI				100	115	DB0 to DB7	
14	Read data output	toppo		_	_	160	ns	RD,	
14	delay (2)	t _{DRD2}	—			100	115	DB0 to DB7	
15	Interrupt CLR delay	touroup	Step out interrupt	250			ne	ĪNT,	
15		tdintclr	Error correction interrupt	230			ns	WR	
16	Error correction time	teres				271	110	ĪNT,	
10	(Horizontal direction)	t _{ERRL}	_	—		274	μs	DBO	
17	Error correction time	tesev		_		2178	110	ĪNT,	
17	(Vertical direction)	t _{ERRV}	—			21/0	μs	DBO	
18	CLR pulse width	t _{WCLR}	—	200	_	—	ns	CLR	

* See section 4.3, "TIMING DIAGRAM".

4.2.5 Filter Characteristics

No.	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applied Pin
1	BPF pass band attenuation	GAIN1	72 to 80 kHz Variable gain amplifier gain: 0 dB			3.0	dB	MON
2	BPF block band attenuation (1)	GAIN2	0 to 53 kHz Variable gain amplifier gain: 0 dB	50	_		dB	MON
3	BPF block band attenuation (2)	GAIN3	100 to 500 kHz Variable gain amplifier gain: 0 dB	50			dB	MON

4.3 TIMING DIAGRAM



Figure 4.1 Write Timing





Address signal input	Х 000Н Х
Data signal input	XXXX01XX >
WR input (INTCLR signal)	
INT output	

Figure 4.3 Interrupt CLR Timing



Figure 4.4 Error Correction Timing Diagram



Figure 4.5 Layer 4 CRC Timing Diagram

Chapter 5

CONTROL REGISTERS

5. CONTROL REGISTERS

5.1 INTERRUPT REGISTERS

5.1.1 Interrupt source

These registers indicate the four types of interrupt factors: (1) receive interrupt, (2) 1st horizontal error correction completion, (3) out of sync., and (4) vertical error correction/2nd horizontal error correction completion. When an interrupt occurs, "1" is written. The registers must be externally cleared after reading, however clear conditions are different for each interrupt factor. For details see Table 5.1.1.

						(4)	(3)	(2)	(1)
Address		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	Reset value	—	—	_	_	0	0	0	0
000H	Read/write	—	—	—	—	Read/	Read/	Read/	Read/
	(Note)					write	write	write	write

(Note) Write is used to clear the interrupt. Write = "1" : clear Write = "0" : none

Туре	Generation Condition	Generation Cycle	Clear Condition
INT0	At the time one block is	Every time 34 bytes are	1. Write DB0 = "1" to INT
Receive interrupt	received in a frame/block	received (18 ms).	(000H).
(000H, DB0)	synchronization state.		2. Clear the CLR pin.
	(Data is received only in a		(Initial setting)
	synchronized status; not		
	received in an out-of-sync. state.)		
INT1	At the time1st horizontal error	0.274 ms after 1st error	1. Write DB1 = "1" to INT
1st horizontal error	correction is completed.	correction start signal is	(000H).
correction completion		written.	2. Clear the CLR pin.
(000H, DB1)			(Initial setting)
INT2	When frame is out of	$\left(\frac{1}{270/4}\right)$ (number of forward)+123 $\left(\frac{1}{2000}\right)$	1. Write DB2 = "1" to INT
Out of synchronization	synchronization.	$\left(272/4 \times \left(\begin{array}{c} number of forward \\ protection steps \end{array}\right)^{+123} \times 18 \text{ ms} \right)$	(000H).
(000H, DB2)		This comes out at 10 to 12	2. Clear the CLR pin.
		seconds when the number of	(Initial setting)
		forward protection steps is 8.	
INT3	At the time error correction is	When the time shown in the	1. Write DB3 = "1" to INT
Vertical/horizontal	completed.	table below has elapsed after	(000H).
2nd error correction completion		an error correction start signal	2. Clear the CLR pin.
(000H, DB3)		is written (see table below).	(Initial setting)

Table 5.1.1	Interrupt	Sources
	mitoriapt	0001000

	Error	Time	Data
I I a sila a sata I	No*	0.138 ms	0.4 hudaa
Horizontal	Yes	0.274 ms	34 bytes
Manthaal	No*	1.090 ms	070 history
Vertical	Yes	2.178 ms	272 bytes

*Error correction is skipped when there is no error.

5.1.2 INT Mask

This register controls interrupt generation.

	- 3		(1)							
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
001H	Write	value			—	—	0	0	0	0

(1) DB0-DB3:

0: INT0-INT3 interrupt disabled

1: INT0-INT3 interrupt enabled

INTO: Receive interrupt

INT1: 1st horizontal error correction completion interrupt

- INT2: Out-of-sync interrupt
- INT3: Vertical/2nd horizontal error correction completion interrupt



Figure 5.1.1 INT Mask Register

5.2 RECEIVE DATA REGISTERS

5.2.1 Receive Block Status

This register indicates the status of the received block data, which consists of the following: (1) Frame Number Change, (2) Frame Number, (3) Block Synchronization Status, (4) Parity Block Indication, (5) Frame Synchronization Status, (6) Layer 2 CRC Result, and (7) Real Time Block Indication

- (7) - (6) - (6) - (4) - (3) - (2) - (1												
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
002H	Read	value	0	0	0	0	0	0	0	0		

- (1) DB0: FNCHG (Frame Number Change)
- 0: No frame number changed
- 1: "1" is indicated when receive data is the first data (2nd byte) of block number 1, 14, 137, 150 for Method A, and block numbers 1, 61, 131, 191 for Method B.
- (2) DB1-DB2: Frame Number

Indicates that the receive data is data of the following block number groups.

		Receive Data									
DB2	DB1	Method B	Method A								
0	0	Receive data of block numbers 1 to 13	Receive data of block numbers 1 to 60								
0	1	Receive data of block numbers 14 to 136	Receive data of block numbers 61 to 130								
1	0	Receive data of block numbers 137 to 149	Receive data of block numbers 131 to 190								
1	1	Receive data of block numbers 150 to 272	Receive data of block numbers 191 to 272								
			(Method A0)								
			Receive data of block numbers 191 to 284								
			(Method A1)								

- (3) DB3: Block Synchronization Status
- 0: Indicates receive data in a block out-of-sync state
- 1: Indicates receive data in a block sync state
- (4) DB4: Parity Block Indication

This bit indication is available only in a frame synchronization state.

- 0: Receive data is not the data of the parity block.
- 1: Receive data is of the parity block.

- (5) DB5: Frame Synchronization Status Indication
- 0: Receive data is in a frame out of sync state.
- 1: Receive data is in a frame sync state.
- (6) DB6: CRC Result Indication
- 0: Indicates that the CRC result for the receive data is normal.
- 1: Indicates that the CRC result for the receive data is an error.
- (7) DB7: REAL Block Indication

This indication is used for receive block data in a frame sync state when frame A is set in the frame method register (01FH).

- 0: Receive data is not of the REAL block.
- 1: Receive data is of the REAL block.

5.2.2 Receive Data RAM Port

This port is used for one block receive data RAM of 34 bytes excluding BIC.

When an interrupt occurs, the internal memory addresses are cleared to zero.

Since the next receive data is output at the rising edge of an RD03 signal, 34 bytes can be read successively.

The status of receive data is shown in 5.2.1.

			/	(1)							
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
003H	Read	value	Undefined								
			b7	b6	b5	b4	b3	b2	b1	b0	

5.2.3 Receive RAM, Data Accumulation Condition, and Address Clear

DB1: This register specifies the condition (frame/block synchronization) for accumulating data into the receive RAM.
 If any data is written to this register, the receive RAM addresses are cleared to zero.
 Write the following data before reading the receive RAM second time and thereafter.

- 0: Receive data is accumulated in receive RAM when the frame is synchronized.
- 1: Receive data is accumulated in receive RAM when the block is synchronized. However, when frame synchronization is entered, receive data is accumulated even if the block is out of sync.

		<u>(1)</u>								
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
004H	Write	value				—	—		0	—

5.2.4 BIC Monitor

This register indicates the block indentification code (BIC) of the block receive data.

(1)(2) -									2)	
Address	Read/Write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
007H	Read	value	—	—	—	—	—	0	0	0

(1) DB2: When BIC is detected, "1" is indicated.

(2) DB0 - DB1: The detected BIC is output as shown below.

DB1	DB0	BIC number
0	0	BIC 1
0	1	BIC 2
1	0	BIC 3
1	1	BIC 4



Figure 5.2.1 Receive RAM Configuration




5.3 CLOCK REGENERATION REGISTERS

5.3.1 Fixed Phase Adjustment

This register adjusts the phase of a 16 kHz data sampling clock in 1/125 steps within the range of -1/5 to +24/125. This register is used for initial settings.

				<u> </u>	/	—(2) —		/	— (1) —	
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
008H	Write	value		0	0	0	0	0	0	0

 DB0-DB2: Phase delay settings in 1/125 s
--

DB2	DB1	DB0	Phase Delay Setup Value
0	0	0	0/125
0	0	1	1/125
0	1	0	2/125
0	1	1	3/125
1	0	0	4/125
1	0	1	Inhibit
1	1	0	Inhibit
1	1	1	Inhibit

(2) DB3-DB5: Phase delay settings in 1/25 steps

DB5	DB4	DB3	Phase Delay Setup Value
0	0	0	0/25
0	0	1	1/25
0	1	0	2/25
0	1	1	3/25
1	0	0	4/25
1	0	1	Inhibit
1	1	0	Inhibit
1	1	1	Inhibit

(3) DB6: Phase advance setting in 1/5 steps

DB6	Phase Lead Setup Value
0	0
1	1/5



Figure 5.3.1 Phase Adjustment

5.3.2 Bit Gate

This register sets the gate width centered around the rising edge of the data clock. Gate width can be changed depending on parameters set before and after block synchronization. This function is for varying the constant of integration for the clock sampling timing detected inside and outside the gate. This register is used for initial settings.

							/ (2	2)	/ ('	1)
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
009H	Write	value				—	0	0	0	0

(1) DB0-DB1: Before block synchronization

(2) DB2-DB3: After block synchronization

After Block Synchronization		Before Block S	ynchronization	Gate		
DB3	DB2	DB1	DB0	Gale		
0	0	0	0	Gate 0		
0	1	0	1	Gate 1	±10%	
1	0	1	0	Gate 2	±20%	
1	1	1	1	Gate 3	±30%	



Figure 5.3.2 Clock Sampling Gate

5.3.3 Integration Constant

This register sets the timing sampling count required for phase control. The parameters are before and after block synchronization, and inside and outside the gate. This register is used for initial settings.

(1) Integration constant before block synchronization, outside the gate (0-15)

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
00AH	Write	value	_	_	_	_	0	0	1	0

(2) Integration constant before block synchronization, inside the gate (0-15)

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
00BH	Write	value				_	0	0	1	0

(3) Integration constant after block synchronization, outside the gate (0-63)

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
00CH	Write	value	—	—	0	1	1	0	0	0

(4) Integration constant after block synchronization, inside the gate (0-63)

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
00DH	Write	value			0	1	1	0	0	0

5.3.4 Phase Correction Step

This register sets the phase correction step width of DPLL used for data clock regeneration. This register can be used to adjust data clock supply speeds or data clock jitter control. Phase correction step widths can be changed depending on parameters set before or after block synchronization. This register is used for initial settings.

							/(2	<u>2) </u>	/(1)
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
00EH	Write	value				—	0	1	0	1
							b1	b0	b1	b0

Time constants can be set as shown in Table 5.3.1 by combining the integration constants shown in Sections 5.3.3 and 5.3.4.

			on Constant				Afte	er Blo	ck Sy	nchr	onizat	tion		
b	b	Phase	_	В	efore	Bloc	k Syn	chror	nizatio	n				
Ĩ	õ	Correction S	Step	1	2		4		8		16		32	 64
				4000	2000		1000		500		250		125	 62.5
		1/ (= 0.4% = 4 MHz	4 MHz				ppm		ppm		ppm		ppm	ppm
0	0 0		Packet count required for a 1-bit phase displacement	0.69 Packet	1.38 Packet		2.77 Packet		5.55 Packet		11.1 Packet		22.2 Packet	 44.4 Packet
		2/ (= 0.8% = 4 MHz			4000 ppm		2000 ppm		1000 ppm		500 ppm		250 ppm	 125 ppm
0	1		Packet count required for a 1-bit phase displacement	0.34 Packet	0.69 Packet		1.38 Packet		2.77 Packet		5.55 Packet		11.1 Packet	 22.2 Packet
1	0	4/ (= 1.6% = 16000 ppm) 4 MHz		16000 ppm	8000 ppm		4000 ppm		2000 ppm		1000 ppm		500 ppm	 250 ppm
1	1		Packet count required for a 1-bit phase displacement	0.17 Packet	0.34 Packet		0.69 Packet		1.38 Packet		2.77 Packet		5.55 Packet	 11.1 Packet

Table 5.3.1 Phase Correction Step

5.4 BLOCK SYNCHRONIZATION REGISTERS

5.4.1 Allowable Number of BIC Error Bits

This register specifies how many erroneous bits can be allowed in the block identification code (BIC). Values can be changed depending on parameter values before and after block synchronization. This register is used for initial settings.

							/ (2	2)	/ (1) —
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
010H	Write	value				—	0	1	1	0

(1) Allowable number of erroneous BIC bits before block synchronization

DB1	DB0	Allowable Number of Erroneous Bits in BIC Before Block Synchronization
0	0	0
0	1	1
1	0	2
1	1	3

(2) Allowable number of erroneous BIC bits after block synchronizaiton

DB3	DB2	Allowable Number of Erroneous Bits in BIC After Block Synchronization
0	0	0
0	1	1
1	0	2
1	1	3

5.4.2 Number of Block Synchronization Backward Protection Steps

This register specifies the number of block synchronization backward protection steps. When block identification codes (BICs) are successively detected for a specified number of times, the internal bit counter and the bit position of the block (0-287) are synchronized. This register is used for initial settings.

									/(I) <u> </u>
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
011H	Write	value	_	_	_	_	_	_	0	1

(1) DB0-DB1: Number of block synchronization backward protection steps

DB1	DB0	Block proving in synchronization step count
0	0	Inhibit
0	1	2
1	0	3
1	1	4

5.4.3 Number of Block Synchronization Forward Protection Steps

This register specifies the number of block synchronization forward protection steps. If BICs cannot be detected successively for a specified number of times after block synchronization, the block is regarded as out of synchronization. This register is used for initial settings.

								(*	1) ——	
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
012H	Write	value				_	1	0	0	0

(1) DB0-DB3: Number of block synchronization forward protection steps

DB3	DB2	DB1	DB0	Number of Block Synchronization Forward Protection Steps
0	0	0	0	0 (Inhibit)
0	0	0	1	1
1	1	1	1	15

5.4.4 Block Synchronization Monitor

- (1) Block synchronization monitoring register (DB0)
- (2) Registers to monitor the number of block synchronization forward protection steps (DB4-DB7). Both (1) and (2) are used for testing.

	(2)											
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
013H	Read	value	0	0	0	0			—	0		

(1) DB0: Monitors block synchronization status.

0: block out-of-synchronization

1: block synchronized

(2) DB4-DB7: Monitors the number of block synchronization forward protection steps. While a block is synchronized, if a BIC is not detected in a number of successive attempts, the number of attempts is decremented from the set number of block synchronization forward protection steps; when all the values of DB4 to DB7 change from 1 to 0, it is judged that the block is out of synchronization.

DB7	DB6	DB5	DB4	Remaining Number of Block Synchronization Forward Protection Steps		
0	0	0	0	0	1	Out of synchronization
0	0	0	1	1	Synchronization	
		1			detection	When BIC cannot be detected
1	1	1	1	15	>	Load during synchronization

5.4.5 Block Synchronization Set

This register forcibly sets block synchronization, and is used for testing.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
014H	Write	value	х	х	х	х	х	х	х	х

x : don't care

5.4.6 Block Synchronization Clear

This register forcibly sets block out-of-synchronization. This setting is effective when a channel is changed, in clearing a previous synchronizing status, to permit faster synchronization for the new channel.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
015H	Write	value	х	х	x	х	х	х	х	х

x : don't care

5.4.7 Bit Number Monitor

These registers monitor bit numbers. They are used for testing. DB0 of the 017H register is MSB, and DB0 of the 016H register is LSB. Numbers 0 to 287 are displayed.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
016H	Read	value	0	0	0	0	0	0	0	0
			b7	b6	b5	b4	b3	b2	b1	b0

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
017H	Read	value		—				—	—	0

5.5 FRAME SYNCHRONIZATION REGISTERS

5.5.1 Number of Frame Synchronization Backward Protection Steps

This register specifies the number of times that synchronization points required for frame synchronization have to be detected in succession in order for the frame to be judged as being synchronized. When the block number changing points (= frame synchronization points: $272 \rightarrow 1$, $13 \rightarrow 14$, $136 \rightarrow 137$, and $149 \rightarrow 150$, under format B) are detected the same number of times as the specified number of successive steps (number of frame synchronization backward protection steps), frame synchronization is entered and the internal frame counter is synchronized with the detected block number.

									<u> </u>	I) <u> </u>
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
018H	Write	value		_	—			—	0	1

(1) DB0-DB1: Number of frame synchronization backward protection steps

DB1	DB0	Number of Frame Synchronization Backward Protection Steps
0	0	1
0	1	2
1	0	3
1	1	4

5.5.2 Number of Frame Synchronization Forward Protection Steps

This register specifies the number of times that successive unsuccessful attempts to detect the synchronization points required for frame synchronization that will cause a judgment that a frame is out of synchronization.

After frame synchronization, if the block number changing points (= frame synchronization points: $272 \rightarrow 1, 13 \rightarrow 14, 136 \rightarrow 137$, and $149 \rightarrow 150$, under format B) are not detected the same number of times as the specified number of successive steps (number of frame synchronization forward protection steps), the frame will be out of synchronization to terminate data reception. This register is used for initial settings.

							1)				
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
019H	Write	value				—	0	1	0	0	

(1) DB0-DB3: Number of frame synchronization forward protection steps

DB3	DB2	DB1	DB0	Number of Frame Synchronization Forward Protection Steps
0	0	0	0	0 (Inhibit)
0	0	0	1	1
	÷	-		
1	1	1	1	15

5.5.3 Frame Synchronization Monitor

- (1) Frame synchronization monitoring register (DB1)
- (2) Register for monitoring the number of frame synchronization forward protection steps (DB4-DB7)

Both (1) and (2) are for testing.

(2)									<u>_ (1) _</u>	
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
01AH	Read	value	0	0	0	0	_		0	—

(1) DB1: Monitors frame synchronization status.

0: frame out-of-synchronization

1: frame synchronized

(2) DB4-DB7: Monitors the number of frame synchronization forward protection steps. While a frame is synchronized, when successive attempts to detect frame synchronization points fail, that number of attempts is decremented from the set number of frame synchronization forward protection steps; when all the values of DB4 to DB7 change from 1 to 0, the frame is judged to be out of synchronization.

DB7	DB6	DB5	DB4	Remaining Number of Frame Synchronization Forward Protection Steps		
0	0	0	0	0	~	Out of synchronization
0	0	0	1	1	Synchronization detection	
		1	1			When a frame synchronization point cannot be detected
1	1	1	1	15	>	Load when a synchronization
					I	point is detected

5.5.4 Frame Synchronization Set

This register forcibly sets frame synchronization and is used for testing.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
01BH	Write	value	х	х	x	х	x	х	х	х
				x : d	on't care					

5.5.5 Frame Synchronization Clear

This register forcibly sets frame out-of-synchronization. This function is effective when a channel is changed, in clearing a previous synchronizing status, to permit faster synchronization for the new channel.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
01CH	Write	value	х	х	x	х	х	х	x	x

x : don't care

5.5.6 Block Number Monitor

These registers monitor block numbers and are used for testing. DB0 of 01EH register is MSB, and DB0 of 01DH register is LSB. Numbers 0 to 271 are displayed.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
01DH	Read	value	0	0	0	0	0	0	0	0
			b7	b6	b5	b4	b3	b2	b1	bO
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Address 01EH	Read/write Read	Reset value	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0



The frame synchronization time can become a maximum depending on the detection position; for example, the time between BCs, 2.21 seconds, is added to make it 4.65 seconds (the same is true for out-of-synchronization).

(Note) This figure is an example under frame format B.

Figure 5.5.1 Block and Frame Synchronization

5.5.7 Frame Format Specification

Address	Read/Write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
01FH	Write	value	_	_	—	—	—	—	1	0

B1	B0	Frame Format	Symbol	Note
0	0	Format A	A0	—
		Format A		Including
0	1		A 1	realtime
0			A1	information
				block.
1	0	Format B	В	Japan, FMSS
1	1	Format C	С	—

5.6 ERROR CORRECTION REGISTERS

5.6.1 Internal Memory Address Counter Clear

This command clears the address counter of internal memory (set to 0) before writing and reading an error correction data block. Since error correction is executed sequentially from address 0 of internal memory, the internal memory address counter must be cleared before writing. After error correction, it is necessary to clear the internal memory address counter to read data sequentially from address 0 of internal memory.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
020H	Write	value	х	x	х	х	x	x	х	х

A. uon t our	х	:	don't	care
--------------	---	---	-------	------

5.6.2 Data Transfer Port for Error Correction

This port writes data before error correction and reads data after error correction.

When correcting an error in a horizontal (vertical) direction after clearing the internal memory address counter, write 34 (272) bytes of data to this port.

After correcting an error in a horizontal (vertical) direction, clear the internal memory address counter, then read 34 (272) bytes of data from this port.

When reading or writing data for this port, it is unnecessary to specify the horizontal (vertical) direction error correction mode.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
021H	Read/write	value	Undefined							
			b7	b6	b5	b4	b3	b2	b1	b0

5.6.3 Error Correction Start Signal

When start action specification data is written into DB0 to DB2, error correction starts in the specified mode. When error correction is completed, an interrupt is generated. The operation status of the error correction circuit can be monitored by this register.

								/	(2) Read (1) Write	`
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Audress	neau/write	nesei			DBS	004	063	DBZ	DDT	DBU
022H	Read/write	value						0	0	0

(1) DB0 - DB2 (Write) : Error correction start mode specification

DB2	DB1	DB0	Start Action (write)
0	0	1	Horizontal error correction of receive block data (at address 003H
			on the 34-byte RAM) starts.
			Corrected data is written toaddress 003H on the RAM.
0	1	0	Vertical error correction of data written in address 021H on the
			272-byte RAM starts.
			Corrected data is written in address 021H on the RAM.
1	0	0	Horizontal error correction of data written in address 021H on the
			34-byte RAM starts.
			Corrected data is written in address 021H on the RAM.

(2) DB0 - DB2 (Read) : Monitor

The data written in this register can be used to monitor the error correction circuit operation status because the data is cleared after error correction is complete.

- DB0: Displays the operation status of the horizontal error correction for receive block data.
- DB1: Displays the operation status of the vertical error correction.
- DB2: Displays the operation status of the 2nd horizontal error correction.

for each of these bits:

- 0: Error correction circuit is idle.
- 1: Error correction circuit is in operation.

5.6.4 CRC Result Indication

This register indicates a 14-bit CRC result. When horizontal direction error correction is executed, a 14-bit CRC is performed internally on corrected data and the result is indicated. This register is cleared immediately after error correction starts.

/**-**1\

										(1)
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
023H	Read	value						_		0

DB0: 14-bit CRC result

- 0: Normal
- 1: Error

5.6.5 Error Correction Result Indication

This register indicates an error correction result.

If syndrome registers are all 0 after error correction, this register indicates a normal status. If not, it indicates an error. This register is cleared immediately after error correction starts. In the case of a horizontal-direction correction, the result is indicated at DB7. In the case of a vertical-direction correction, the result is indicated at DB7 corresponding to bits 0-7.

			_(1) _			(2	2)			
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
024H	Read	value	0	0	0	0	0	0	0	0

(1) DB7: Horizontal-direction error correction result

- 0: Normal
- 1: Error
- DB0-DB7: Vertical direction error correction result (corresponding to bits 0-7)
 0: Normal
 - 1: Error

5.6.6 Majority Logic Threshold Value

This register sets the majority logic threshold value for error correction. The setup range is 1 to 17. This register is used for initial settings.

Address	Read/write	Reset	DB7	DB6	DB5	35 DB4 DB3 DB2 DB1 DE						
025H	Write	value	—			- 0 1 0 0						
DB4	DB3	DB2	DB1	DB	0	Majority Logic Threshold Value						
0	0	0	0	0		Inhibit						
0	0	0	0	1		1						
S	S	S	S	S		\$						
0	1	0	0	0		8						
S	\$	S	S	S		\$						
0	1	1	1	1		15						
1	0	0	0	0		16						
1	0	0	0	1		17						

5.6.7 Internal Address Monitor

This register indicates the addresses (0-271) of internal memory for error correction. This is used for testing.

					- (1) -					
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
026H	Read	value	0	0	0	0	0	0	0	0
			b7	b6	b5	b4	b3	b2	b1	b0
										,
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Address		110001	007	000	000	004	000	002	001	000
027H	Read	value	—	—	—	—	—	—	—	0
										b8

- Error correction involves external RAM, a microcontroller and MSM9552/9553.
- Transfer data in error correction units (horizontal direction equals 34 bytes, vertical direction equals 272 bytes) from external memory to the internal buffer of the MSM9552/9553. Error correction is then executed. Transfer data after error correction from the internal buffer to external memory.



Figure 5.6.1 General Configuration of Error Correction



Note: CRC is executed on data after horizontal-direction error correction.

Figure 5.6.2 Configuration of Error Correction Section



Figure 5.6.3 Error Correction Sequence



Figure 5.6.4 Error Correction Timing Diagram

5.7 LAYER 4 CRC REGISTERS

5.7.1 Layer 4 CRC Register Clear

This command clears the CRC register and sets all of its contents to 0 before layer 4 CRC processing. Execute this command once before reading the data group on which CRC processing is to be performed.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
028H	Write	value	х	х	х	х	х	х	x	x

x : don't care

5.7.2 Layer 4 CRC Data Buffer

Write the data group on which CRC processing is to be performed in byte units with a cycle of 4.5 μ s or longer. The data written inside the IC is loaded to the CRC operation register and a shift operation is executed (eight times). The system then waits for the next data input.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
029H	Write	value	0	0	0	0	0	0	0	0

5.7.3 Layer 4 CRC Result Indication

This register indicates a layer 4 CRC result. After the last data of a data block is written, pause for at least 4.5 μs before reading.

										<u>_(1)</u>
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
02AH	Read	value	—	—	—	_	—	—	—	0

(1) DB0: layer 4 CRC result

0: Normal

1: Error

5.7.4 Layer 4 CRC Register

This register is used for writing initial values directly to the CRC operation register , and reading values which are still in progress.

With this function, layer 4 CRC processing for multiple data groups can be performed in parallel. For example, CRC processing for a short data group can be inserted while CRC processing for a long data group is in progress.

(1) Layer 4 CRC register high-order 8 bits

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
02BH	Read/write	value	0	0	0	0	0	0	0	0
			b7	b6	b5	b4	b3	b2	b1	b0

(2) Layer 4 CRC register low-order 8 bits

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
02CH	Read/write	value	0	0	0	0	0	0	0	0
			b15	b14	b13	b12	b11	b10	b9	b8



Figure 5.7.1 Layer 4 CRC Block Diagram and Timing Diagram

5.8 ANALOG SECTION CONTROL/MONITOR REGISTER

This register is used for level adjustment of the analog input signal (composite signal) and analog section test mode settings.

					/	— (s) —		/ (2) —	(1)
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
030H	Write	value	—	—	0	0	0	0	0	0

(1) DB0: DETC

Controls the input of analog input pin ADETIN.

- 0: Disables the input of analog input pin ADETIN, so that the input buffer amplifier is powered down (during FM multiplex broadcast reception).
- 1: Enables the input of analog input pin ADETIN, so that the input buffer amplifier is powered on.

The connections are switched as follows (available for input of a 16 kbps digital test signal) :



Figure 5.8.1 Switching Analog Input Pins

(2) DB1-DB2: SGAIN0, SGAIN1

This register is used for gain switching for the variable gain amplifier for analog input signal. These signals are used for initial settings.

Set the values of DB1 and DB2 so that the following expression is satisfied: Peak value of the analog input signal (composite signal) × gain = 1.5 to 2.0 V_{P-P} (MSM9552) = 0.5 to 0.9 V_{P-P} (MSM9553)

This is effective for improving the S/N ratio.

SGAIN1	SGAIN0	Qain	
DB2	DB1	Gain	
0	0	×1	
0	1	× 1.5	
1	0	× 2	
1	1	× 3	

(3) DB3-DB5: M0-M2

Monitors internal filter output waveforms and controls MON pin (pin 1) output. Refer to Figure 5.8.2 for the part that can be monitored. After clear, the internal MON amplifier is powered OFF and the output becomes high impedance.

(M2) DB5	(M1) DB4	(M0) DB3	MON Pin (pin 1) Output			
0	0	0	Internal monitor amplifier power off, high impedance output			
0	0	1	① LPF output of input stage			
0	1	0	 BPF internal waveform 1 			
0	1	1	③ BPF internal waveform 2			
1	0	0	④ BPF internal waveform 3			
1	0	1	(5) BPF output			
1	1	0	6 Internal amplifier output			
1	1	1	⑦ Delay detection output			



Figure 5.8.2 Analog Section Output Waveform Monitor

5.9 POWER DOWN CONTROL REGISTER

This is a power down setting register.

				/	—(4) —			<u>(3)</u>	<u>(2)</u>	<u>_(1)</u> _
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
031H	Write	Value	—	0	0	0	—	0	0	0

- (1) DB0: Analog section power down control
 - 0: Power down (operation stops).
 - 1: Power on (after power is turned on, several milliseconds are necessary until the circuit stabilizes).
- (2) DB1: Digital section power down control
 - 0: The digital section is power down, and the internal clock stops. Since the clock stops at "H", operation can be continued after power on.
 - 1: The digital section is power on. Operation starts from clock "H".
- (3) DB2: External oscillation control When input pin XOUTC = "1", operation of crystal oscillation circuits (XTAL1, XTAL2) is controlled as described below. The output pin XOUT is fixed to "L".
 - 0: Stops the operation of the crystal oscillation circuits.
 - Starts the operation of the crystal oscillation circuits. When input pin XOUTC = "0", the crystal oscillation circuits (XTAL1 and XTAL2) are always in an oscillation state, and the output pin XOUT always outputs oscillation clocks.
- (4) Dividing of external clock (XOUT) The divided clocks to the XOUT pin are set up.

DB6 (XCK2)	DB5 (XCK1)	DB4 (XCK0)	Clock XOUT pin
0	0	0	8.192 MHz
0	0	1	4.096 MHz
0	1	0	2.048 MHz
0	1	1	1.024 MHz
1	0	0	0.512 MHz
1	0	1	0.256 MHz
1	1	0	0.128 MHz
1	1	1	0.064 MHz





5.10 **TEST CONTROL REGISTERS**

5.10.1 Test Control 0

This register controls switching of the test pins (MOUT0-MOUT4).

(1)										
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
032H	Write	value	0	0	0		_			—

/**..**.

DB5-DB7: See Table 5.10.1 for details. (1)

5.10.2 Test Control 1

This register controls the decoding mode of serial receive data and test switching.

				/ (!	5) —	<u>_(1)</u>	<u>(4)</u>	(3)	<u>(2)</u>	<u>_(1)</u>
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
033H	Write	value	_	0	0	0	0	0	0	0

(1) DB0, DB4: Serial receive data output Outputs serial receive data (serial receive data converted by the control in (3) to (5) below) to MOUT6 pin.

The output data changes at the rising edge of a 16 kHz regeneration data clock (MOUT5 pin).

DB4	DB0	MOUT 6 Pin Output				
0	0	Fixed to "L"				
0	1	Serial receive data after descrambling				
1	0	Carial reasing data before descrembling				
1	1	- Serial receive data before descrambling				

- (2) DB1: 16 kHz regeneration data clock
 - A 16 kHz regeneration data clock is output to the MOUT5 pin.
 - 0: MOUT5 Pin is fixed to "L".
 - 1: A 16 kHz regeneration data clock is output to the MOUT5 pin.
- DB2: Differential decoding control (3)
 - 0: Performs differential decoding to input data.
 - 1: Does not perform differential decoding. (In FM multiplex broadcast, differential decoding is not used, so use DB2 = "1".)
- (4) DB3: Descrambler (regeneration of dc component of data) control
 - 0: Descrambles input data other than BIC. (This is used for receiving FM multiplex broadcast.)
 - 1: Does not descramble. (This is used for testing.)

(5) DB5, DB6: Delay detector output control

DB6	DB5	Delay Detector Control (controls input data and data before 1T)	Purpose of Use
0	0	ENOR	FM multiplex broadcast reception
0	1	Through (data before 1T)	
1	0	FOD	For testing
1	1	EOR	

Table 5.10.1 Monitor Input/Output Pins

Test Control 0

Test Control		Address = 032H									
			(DB7, DB6, DB5)								
				Extension LSI Internal Signal Monitor (Note)							
Pin Name	Pin No.	I/O	(110)	TST0	TSTTI	TSTB0	TSTB1	TSTC			
Name	NO.		(101)	(001)	(010)	(011)	(100)	(111)			
			(000)								
MOUTO	8	Output	OFH register DB0	BPF limmiter output	TS11	FRCK0	FSY	′NC ^{*1}			
MOUT1	9	Output	0FH register DB1	Delay detection output	TS21	FRCK1	BS	/NC ^{*2}			
MOUT2	10	Output	0FH register DB2	DET output	TS10	FRCK2	RAMOUT	BICO ^{*3}			
MOUT3	11	Output	0FH register DB3	SCF clock output	GATE	FRCK3	BICDET2	BIC1 ^{*3}			
MOUT4	12	Output	0FH register DB4	Fixed to "L"	PHCK1	BCK	BICDET	BICDET1 ^{*4}			

Test Control 1

Pin	Pin			Test co Address	ontrol 1 s = 033H				
Name	No.	I/O	Test Co	ontrol 1	Test con	trol 1 DB0,	DB4		
			DE	31	DB0	0	1	0	1
			0	1	DB4	0	0	1	1
MOUT5	13	Output	Fixed to "L"	CK16K		_	_	-	_
MOUT6	14	Output	—	_		Fixed to "L"	Serial receive data after descrambling		

(Note) Since the LSI internal signal monitor

is normally used for LSI device

shipment inspection, the user does

not have to use it, but the items *1

to *4 below can be monitored.

- *1 FSYNC → Frame synchronizing state
 "0": out of shnchronizing
 "1": synchronizing
- *2 BSYNC → Block synchronizing state "0": out of shnchronizing

"1": synchronizing

*3 BICO, BIC1 \rightarrow BIC number indication

BICO	0	1	0	1
BIC1	0	0	1	1
BIC No.	BIC1	BIC2	BIC3	BIC4

*4 BICDET1 \rightarrow BIC detection state

"0": detecting NG

"1": detecting OK

5.11 I/O ADDRESS REGISTER

This register sets up an internal register address irrespective of pins A0 to A5. The address set up by this register becomes valid when IOEN (DB7) is set to "1". When $\overline{CS} = "1"$ and $\overline{IORD} = "0"$, data in the internal register is output onto the data bus. When $\overline{CS} = "1"$ and $\overline{IOWR} = "0"$, data on the data bus is written in the internal register.

			<u>_(1)</u>		/		(2	2)		
Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
037H	Write	value	0		0	0	0	0	0	0

(1) DB7: IOEN

- 0: Address set up by this register is invalid.
- 1: Address set up by this register is valid as an internal address in the IC.
- (2) DB0 DB5:

Corresponds to external addresses A0 to A5.

5.12 EXTENDED PORT REGISTER

Data (B0 to B4) in this register is output to the monitor output pins MOUT0 to MOUT4 by writing 000xxxxx, 101xxxxx, or 110xxxxx to the port mode register (032H). Refer to the table 5.10.1.

Address	Read/write	Reset	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
00FH	Write	value			—	0	0	0	0	0

Usage example of the extended port

When the clock of the microcomputer that controls the MSM9552/9553 is supplied from the XOUT pin of the MSM9552/9553, the following two problems will occur:

1. When used with $\overline{XOUTC} = "1"$

When this register is cleared, the microcomputer does not operate, because the XOUT pin is fixed at "L".

2. When used with $\overline{XOUTC} = "0"$

When this register is cleared, oscillation does not stop even in the power down mode, because the XOUT pin always outputs clock.

The above troubles are cleared up using the extended port function.

By connecting the XOUTC pin and MOUT0 pin externally as shown below, XOUTC goes to "0" and XOUT pin outputs the clock, after clear.

By writing DB0 of 00FF to "1", XOUTC is set to "1", during power down mode.

As a result, oscillation does not stop during clear, and can be stopped by the software only during power down mode.



Figure 5.12.1 Usage Example of Extended Port

Chapter 6

EXTERNAL CONNECTION EXAMPLE



6. EXTERNAL CONNECTION EXAMPLE

6-1

Chapter 7

APPLICATION CIRCUIT



APPENDIX

APPENDIX: INTERNATIONAL FRAME FORMAT (ITU-R Rec. BS1194)

1) Format A0: Frame according to method A, without insertion of real time blocks.



2) Format A1: Frame according to method A, with Static insertion of real time blocks.



····•	BIC1	Information 1	CRC	Parity
13 Blocks	\$	\$	\$	\$
↓ [BIC1	Information 13	CRC	Parity
A	BIC3	Information 14	CRC	Parity
	BIC3	Information 15	CRC	Parity
	BIC4	Parity 1		
	BIC3	Information 16	CRC	Parity
	BIC3	Information 17	CRC	Parity
123 Blocks	BIC4	Parity 2	_	
	BIC3	Information 18	CRC	Parity
	s	S	s	S
	BIC4	Parity 40		
	BIC3	Information 95	CRC	Parity
	BIC3	Information 96	CRC	Parity
, l	BIC4	Parity 41		
≜	BIC2	Information 97	CRC	Parity
13 Blocks	s	S	S	S
	BIC2	Information 109	CRC	Parity
A	BIC3	Information 110	CRC	Parity
	BIC3	Information 111	CRC	Parity
	BIC4	Parity 42		
	BIC3	Information 112	CRC	Parity
	BIC3	Information 113	CRC	Parity
123 Blocks	BIC4	Parity 43		
	BIC3	Information 114	CRC	Parity
	s	S	s	S
	BIC4	Parity 81		
	BIC3	Information 189	CRC	Parity
	BIC3	Information 190	CRC	Parity
<u> </u>	BIC4	Parity 82		

3) Format B: Frame according to method B, with block interleave.

4) Format C: Frame according to method C, block code only.

	CRC	ranty