

# ISD2100

# Digital ChipCorder

with

Multi Time Programming and Digital Audio Interface

Publication Release Feb 9, 2010 Revision 0.51

# nuvoTon

# TABLE OF CONTENTS

1	GENERAL DESCRIPTION						
2	FEATUF	FEATURES					
3	BLOCK	BLOCK DIAGRAM					
4	PINOUT	F CONFIGURATION	5				
5	PIN DES	SCRIPTION	6				
6	SPI INTI	ERFACE	7				
7	ANALO	G AND DIGITAL SIGNAL PATH	10				
	7.1.1 7.1.2	PWM Speaker Driver Internal Oscillator					
8	ISD2100	0 MEMORY MANAGEMENT	10				
8.	1 Mes 8.1.1 8.1.2 8.1.3	SSAGE MANAGEMENT Voice Prompts Voice Macros GPIO Voice Trigger Macros:					
9	ELECTR	RICAL CHARACTERISTICS	12				
9. 9. 9.	2 AC 1 9.2.1 9.2.2	ERATING CONDITIONS PARAMETERS Internal Oscillator Speaker Outputs PARAMETERS SPI Timing	12 12 12 12				
10	APPL	ICATION DIAGRAM	15				
11	PACK	AGE SPECIFICATION	16				
1	1.1 20 L	Lead QFN	16				
12	ORDE	ERING INFORMATION	17				
13	REVIS	SION HISTORY	18				

# ηυνοτοη

### 1 **GENERAL DESCRIPTION**

The ISD2100 is a digital ChipCorder<sup>®</sup> featuring digital de-compression, comprehensive memory management, flash storage, and integrated digital audio signal paths. This family utilizes flash memory to provide non-volatile audio playback with duration up to 30 seconds (based on 8kHz/4bit ADPCM) for a single-chip solution.

Unlike the MLS ChipCorder series, this device provides higher sampling frequency and a signal path with SNR equivalent to 12-bit resolution.

The ISD2100 can take digital audio data via SPI interface. When SPI interface is chosen, the sample rate of the audio data sent must be one of the ISD2100 supported sample rates.

The ISD2100 has built-in speaker driver output.

### 2 FEATURES

- Duration
  - o 30 seconds based on 8kHz/4bit ADPCM (ISD2130)
  - Audio Management
    - o Store pre-recorded audio (Voice Prompts) using high quality digital compression
    - Use a simple index based command for playback
    - Execute pre-programmed macro scripts (Voice Macros) designed to control the configuration of the device and play back Voice Prompts sequences.
- Sample Rate
  - o 7 sampling frequencies such as 4, 5.3, 6.4, 8, 12.8, 16 and 32 kHz are available.
- Compression Algorithms
  - ο μ-Law: 6, 7 or 8 bits per sample
  - Differential µ-Law: 6, 7 or 8 bits per sample
  - PCM: 8, 10 or 12 bits per sample
  - Enhanced ADPCM: 2, 3, 4 or 5 bits per sample
  - Variable-bit-rate optimized compression. This allows best possible compression given a metric of SNR and background noise levels.
- Oscillator
  - o Internal oscillator with internal reference: with ±1% deviation at room temperature.
- Output
  - $\circ$  PWM: Class D speaker driver to direct drive an 8 $\Omega$  speaker or buzzer
- I/Os
  - o SPI interface: MISO, MOSI, SCLK, SSB for commands and digital audio data
- o 6 general purpose I/O pins that share SPI interface.
- One 8-bit Volume Controls set by SPI command.
- Operating Voltage: 2.7-3.6V
- Package: green, 20L-QFN
- Temperature Options:
  - Industrial: -40°C to 85°C

# nuvoTon

### **3 BLOCK DIAGRAM**



Figure 3-1 ISD2100 Block Diagram



## **4 PINOUT CONFIGURATION**



Figure 4-1 ISD2100 20-Lead QFN Pin Configuration.



# 5 PIN DESCRIPTION

Pin Number	Pin Name	I/O	Function
1	MISO / GPIO2	0	Master-In-Slave-Out. Serial output from the ISD2100 to the host. This pin is in tri-state when SSB=1.
			Can be configured as a general purpose I/O pin.
2	SCLK / GPI1	I	Serial Clock input to the ISD2100 from the host.
	005		Can be configured as a general purpose input pin.
3	SSB	I	Slave Select input to the ISD2100 from the host. When SSB is low device is selected and responds to commands on the SPI interface.
4	MOSI / GPIO0	Ι	Master-Out-Slave-In. Serial input to the ISD2100 from the host. Can be configured as a general purpose I/O pin.
5	V <sub>SSD</sub>	I	Digital Ground.
6	V <sub>CCD</sub> _PWM	I	Digital Power for the PWM Driver.
7	SPK+	0	PWM driver positive output. This SPK+ output, together with SPK- pin, provide a differential output to drive $8\Omega$ speaker or buzzer. During power down this pin is in tri-state.
8	V <sub>SSD</sub> _PWM	Ι	Digital Ground for the PWM Driver.
9	SPK-	0	PWM driver negative output. This SPK- output, together with SPK+ pin, provides a differential output to drive $8\Omega$ speaker or buzzer. During power down this pin is tri-state.
10	V <sub>CCD</sub> _PWM	Ι	Digital Power for the PWM Driver.
11	INTB / GPIO3	0	Active low interrupt request pin. This pin is an open-drain output. Can be configured as a general purpose I/O pin.
12	RDY/BSYB / GPIO4	0	An output pin to report the status of data transfer on the SPI interface. "High" indicates that ISD2100 is ready to accept new SPI commands or data. Can be configured as a general purpose I/O pin.
13	NC		This pin should be left unconnected.
14	V <sub>CCD</sub>	I	Digital Power.
15	GPIO5	I/O	General purpose I/O pin.
16	NC		This pin should be left unconnected.
17	NC		This pin should be left unconnected.
18	NC		This pin should be left unconnected.
19	NC		This pin should be left unconnected.
20	NC		This pin should be left unconnected.

## nuvoTon

#### 6 SPI INTERFACE

This is a standard four-wire interface used for communication between ISD2100 and the host. It consists of an active low slave-select (SSB), a serial clock (SCLK), a data input (Master Out Slave In - MOSI), and a data output (Master In Slave Out - MISO). In addition, for some transactions requiring data flow control, a RDY/BSYB signal (pin) is available.

The ISD2100 supports **SPI mode 3:** (1) SCLK must be high when SPI bus is inactive, and (2) data is sampled at SCLK rising edge. A SPI transaction begins on the falling edge of SSB and its waveform is illustrated below:



Figure 6-1 SPI Data Transaction.

A transaction begins with sending a command byte (C7-C0) with the most significant bit (MSB – C7) sent in first. During the byte transmission, the status (S7-S0) of the device is sent out via the MISO pin. After the byte transmission, depending upon the command sent, one or more bytes of data will be sent via the MISO pin.

RDY/BSYB pin is used to handshake data into or out of the device. Upon completion of a byte transmission, RDY/BSYB pin could change its state after the rising edge of the SCLK if the built-in 32-byte data buffer is either full or empty. At this point, SCLK must remain high until RDY/BSYB pin returns to high, indicating that the ISD2100 is ready for the next data transmission. See below for timing diagram.

# nuvoTon



Figure 6-2 RDY/BSYB Timing for SPI Writing Transactions.

If the SCLK does not remain high, RDY bit of the status register will be set to zero and be reported via the MISO pin so the host can take the necessary actions (i.e., terminate SPI transmission and retransmit the data when the RDY/BSYB pin returns to high).

For commands (i.e., DIG\_READ, SPI\_PCM\_READ) that read data from ISD2100, MISO is used to read the data; therefore, the host must monitor the status via the RDY/BSYB pin and take the necessary actions.

The INT pin will go low to indicate (1) data overrun/overflow when sending data to the ISD2100; or (2) invalid data from ISD2100. See Figure 6-3 for the timing diagram.

# nuvoTon



Figure 6-3 SPI Transaction Ignoring RDY/BSYB

## ηυνοτοη

### 7 ANALOG AND DIGITAL SIGNAL PATH

#### 7.1.1 **PWM Speaker Driver**

PWM driver output pins SPK-, together with SPK+ pin, provides a differential output to drive  $8\Omega$  speaker or buzzer. During power down these pins are in tri-state.

#### 7.1.2 Internal Oscillator

The ISD2100 device has an internal oscillator that requires no external resistor to operate, however the ISD2100 also provide an internal oscillator with external reference resistor (Rosc) that has an accuracy of ±5% with selectable master sample rate 4Khz, 5.33Khz, 6.4khz, 8Khz, 12.8Khz, 16Khz, and 32Khz.

### 8 ISD2100 MEMORY MANAGEMENT

The ISD2100 employs several memory management techniques to make audio playback transparent to the host controller. The address space of the ISD2100 starts at address zero of the internal memory.

#### 8.1 MESSAGE MANAGEMENT

The message management schemes implemented on the ISD2100 are:

- 1. Voice Prompts: A collection of pre-recorded audio that can be played back using the PLAY\_VP SPI command or Voice Macros.
- 2. Voice Macros: A powerful voice script allowing users to create custom macros to play Voice Prompts, insert silence and configure the device. Voice Macros are executed with a single SPI command.
- 3. User Data: Memory sectors defined and allocated by the users for use in other applications

#### 8.1.1 Voice Prompts

Voice prompts are pre-recorded audio of any length, from short words, phrases or sound effects to long passages of music. These Voice Prompts can be played back in any order as determined by the users and applications. A Voice Prompt consists of two components:

- 1. An index pointing to the pre-recorded audio
- 2. Pre-recorded audio

#### 8.1.2 Voice Macros

Voice Macros are a powerful voice script that allows users to customize their own play patterns such as play Voice Prompts, insert silence, change the master sample clock, powerdown the device and configure the signal path, including gain and volume control.

# ηυνοτοη

#### 8.1.3 GPIO Voice Trigger Macros:

The ISD2100 GPIO flexibility allows the user to configure the device to triggers a voice macro in many different combinations for a push button application. Below is some possible configuration of the GPIO pins using Voice trigger macros?

#### 1. Single Hi-Low trigger sequence through messages

A high to low trigger on any GPIO 0~ 5 will start to play Voice Macro 3, 4, 5, 6 and back to Voice Macro 3. Each Voice Macro points directly or indirectly to voice prompt One, Two, Three, Four.

#### 2. Single Hi-Low trigger Loop unless interrupted by another Trigger

A single trigger on any GPIO 0~ 5 will loop through several messages until it is interrupted by another trigger to stop playback, the device goes to power down after.

#### 3. Single Hi-Low trigger through messages uninterruptable by another Trigger

A single trigger on any GPIO 0~ 5 will sequence through several messages until all messages are played. The playback cannot be interrupted by another trigger on any GPIO 0~ 5 to stop playback.

# 4. Single Hi-Low trigger sequences through messages with silence (pause) in between each message.

A single trigger on any GPIO 0~ 5 will sequence through several messages with pause in between each message. A 256ms play silence added in between each message to create a short pause for natural sound. All messages are played in a loop indefinitely until another trigger on any GPIO 0~ 5 to stop playback.

#### 5. Level Hold trigger sequence through messages interruptible

A Level Hold on any GPIO 0~ 5 will sequence through several messages with pause in between each message. A 32ms play silence added in between each message to create a very short pause for natural sound. Playback stops when GPOI is released or all messages are played.

#### 6. Level Hold trigger Loop through messages interruptible

A Level Hold on any GPIO 0~ 5 will loop through several messages with pause in between each message. A 32ms play silence added in between each message to create a very short pause for natural sound. Playback stops when GPOI is released or interrupted or by another GPIO trigger.

# nuvoTon

#### 9 **ELECTRICAL CHARACTERISTICS**

#### 9.1 **OPERATING CONDITIONS**

#### **OPERATING CONDITIONS (INDUSTRIAL PACKAGED PARTS)**

CONDITIONS	VALUES
Operating temperature range (Case temperature)	-40°C to +85°C
Supply voltage (V <sub>DD</sub> ) <sup>[1]</sup>	+2.7V to +3.6V
Ground voltage (V <sub>SS</sub> ) <sup>[2]</sup>	0V
Input voltage (V <sub>DD</sub> ) <sup>[1]</sup>	0V to 3.6V
Voltage applied to any pins	$(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$

NOTES:

<sup>[1]</sup>  $V_{DD} = V_{CCA} = V_{CCD} = V_{CCPWM}$  $^{[2]}V_{SS} = V_{SSA} = V_{SSD} = V_{SSPWM}$ 

#### 9.2 **AC PARAMETERS**

#### 9.2.1 Internal Oscillator

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	CONDITIONS
Internal Oscillator with internal	F <sub>INT</sub>	-1%	65.536	+1%	MHz	Vdd = 3V.
reference			MHz			At room temperature

#### 9.2.2 **Speaker Outputs**

PARAMETER	SYMBOL	MIN	TYP <sup>[1]</sup>	MAX	UNITS	CONDITIONS
SNR, Memory to SPK+/SPK-	SNR <sub>MEM_SPK</sub>		60		dB	Load 150Ω <sup>[2][3]</sup>
Output Power	P <sub>OUT_SPK</sub> VCC=3.0			0.4	W	Load 8Ω <sup>[2]</sup>
THD, Memory to SPK+/SPK-	THD %		<1%			Load 8Ω <sup>[2]</sup>
Minimum Load Impedance	R <sub>L(SPK)</sub>	4	8		Ω	

<sup>[1]</sup>Conditions  $V_{cc}$ =3V,  $T_A$ =25°C unless otherwise stated. <sup>[2]</sup>Based on 12-bit PCM. Notes:

<sup>[3]</sup> All measurements are C-message weighted.

#### 9.3 **DC PARAMETERS**

PARAMETER	SYMBOL	MIN	<b>TYP</b> <sup>[1]</sup>	MAX	UNITS	CONDITIONS
Supply Voltage	$V_{DD}$	2.7		3.6	V	
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> -0.3		$0.3 \mathrm{xV}_{\mathrm{DD}}$	V	
Input High Voltage	V <sub>IH</sub>	$0.7 \mathrm{xV}_{\mathrm{DD}}$		$V_{DD}$	V	

# ηυνοΤοη

Output Low Voltage	V <sub>OL</sub>	V <sub>SS</sub> -0.3		$0.3 \mathrm{xV}_{\mathrm{DD}}$	V	I <sub>OL</sub> = 1mA
Output High Voltage	V <sub>OH</sub>	$0.7 \mathrm{xV}_{\mathrm{DD}}$		V <sub>DD</sub>	V	I <sub>OH</sub> = -1mA
INTB Output Low Voltage	V <sub>OH1</sub>			0.4	V	
Playback Current	I <sub>DD_Playback</sub>		5		mA	No Load
Standby Current	I <sub>SB</sub>		1	10	μA	V <sub>DD</sub> = 3.6V
Input Leakage Current	I <sub>IL</sub>			±1	μA	Force V <sub>DD</sub>

Notes: <sup>[1]</sup>Conditions V<sub>DD</sub>=3V, T<sub>A</sub>=25°C unless otherwise stated



### Figure 11-1 SPI Timing

SYMBOL	DESCRIPTION	MIN	ТҮР	MAX	UNIT
Т <sub>scк</sub>	SCLK Cycle Time	60			ns
Т <sub>SCKH</sub>	SCLK High Pulse Width	25			ns
T <sub>SCKL</sub>	SCLK Low Pulse Width	25			ns
T <sub>RISE</sub>	Rise Time for All Digital Signals			10	ns

# nuvoTon

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
T <sub>FALL</sub>	Fall Time for All Digital Signals			10	ns
T <sub>SSBS</sub>	SSB Falling Edge to 1 <sup>st</sup> SCLK Falling Edge Setup Time	30			ns
T <sub>SSBH</sub>	Last SCLK Rising Edge to SSB Rising Edge Hold Time	30ns		50us	
T <sub>SSBHI</sub>	SSB High Time between SSB Lows	20			ns
T <sub>MOS</sub>	MOSI to SCLK Rising Edge Setup Time				ns
Т <sub>мон</sub>	SCLK Rising Edge to MOSI Hold Time	15			ns
T <sub>ZMID</sub>	Delay Time from SSB Falling Edge to MISO Active			12	ns
T <sub>MIZD</sub>	Delay Time from SSB Rising Edge to MISO Tri-state			12	ns
T <sub>MID</sub>	Delay Time from SCLK Falling Edge to MISO			12	ns
T <sub>CRBD</sub>	Delay Time from SCLK Rising Edge to RDY/BSYB Falling Edge			12	ns
T <sub>RBCD</sub>	Delay Time from RDY/BSYB Rising Edge to SCLK Falling Edge	0			ns



### **10 APPLICATION DIAGRAM**

The following applications example is for references only. It makes no representation or warranty that such applications shall be suitable for the use specified. Each design has to be optimized in its own system for the best performance on voice quality, current consumption, functionalities and etc.



#### Figure 12-1 ISD2100 Application Diagram

The above application examples are for references only. It makes no representation or warranty that such applications shall be suitable for the use specified. Each design has to be optimized in its own system for the best performance on voice quality, current consumption, functionalities and etc.



### 11 PACKAGE SPECIFICATION

#### 11.1 20 LEAD QFN





### **12 ORDERING INFORMATION**



### **13 REVISION HISTORY**

Version	Date	Description
0.2	Jan 29, 2009	Initial draft.
0.45	August 5, 2009	Add Wake-Up VM description
0.46	November 11, 2009	Add Checksum Description
0.48	January 9, 2010	Simplify all Block diagrams
0.51	Feb 4, 2010	Update description

### nuvoTon

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

The contents of this document are provided only as a guide for the applications of Nuvoton products. Nuvoton makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Nuvoton or others is granted by this publication. Except as set forth in Nuvoton's Standard Terms and Conditions of Sale, Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

The contents of this document are provided "AS IS", and Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. In no event, shall Nuvoton be liable for any damages whatsoever (including, without limitation, damages for loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this documents, even if Nuvoton has been advised of the possibility of such damages.

Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Nuvoton makes no representation or warranty that such applications shall be suitable for the use specified.

The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Nuvoton Reliability Report, and are neither warranted nor guaranteed by Nuvoton.

This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD<sup>®</sup> ChipCorder<sup>®</sup> product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is subject to change without notice.

Copyright<sup>®</sup> 2005, Nuvoton Technology Corporation. All rights reserved. ChipCorder<sup>®</sup> and ISD<sup>®</sup> are trademarks of Nuvoton Electronics Corporation. All other trademarks are properties of their respective owners.

#### Headquarters

No. 4, Creation Rd. III Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.nuvoton.com.tw/

#### Taipei Office

9F, No. 480, Pueiguang Rd. Neihu District Taipei, 114 Taiwan TEL: 886-2-81777168 FAX: 886-2-87153579

#### **Nuvoton Technology Corporation America** 2727 North First Street, San Jose,

CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441797 http://www.nuvoton-usa.com/

#### **Nuvoton Technology Corporation Japan**

7F Daini-ueno BLDG. 3-7-18 Shinyokohama Kohokuku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800

#### Nuvoton Technology (Shanghai) Ltd. 27F, 299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999

FAX: 86-21-62365999 FAX: 86-21-62356998

#### Nuvoton Technology (H.K.) Ltd.

Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.